6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-04 06:26:28 +00:00
Code Issues Projects Releases Wiki Activity

LoopVectorizer: Enable unrolling of conditional stores and the load/store

Browse Source 
unrolling heuristic per default

Benchmarking on x86_64 (thanks Chandler!) and ARM has shown those options speed
up some benchmarks while not causing any interesting regressions.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@200621 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Arnold Schwaighofer
2014-02-02 03:12:34 +00:00
parent 1bdadf38ef
commit a16c1b55e2
2 changed files with 6 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
test/Transforms/LoopVectorize/ARM/arm-unroll.ll
View File

@@ -47,6 +47,7 @@ define i32 @register_limit(i32* nocapture %A, i32 %n) {
%sum.03 = phi i32 [ %7, %.lr.ph ], [ 0, %0 ]
%sum.04 = phi i32 [ %8, %.lr.ph ], [ 0, %0 ]
%sum.05 = phi i32 [ %9, %.lr.ph ], [ 0, %0 ]
%sum.06 = phi i32 [ %10, %.lr.ph ], [ 0, %0 ]
%2 = getelementptr inbounds i32* %A, i32 %i.02
%3 = load i32* %2, align 4
%4 = add nsw i32 %3, %sum.01
@@ -55,6 +56,7 @@ define i32 @register_limit(i32* nocapture %A, i32 %n) {
%7 = add nsw i32 %3, %sum.03
%8 = add nsw i32 %3, %sum.04
%9 = add nsw i32 %3, %sum.05
%10 = add nsw i32 %3, %sum.05
%exitcond = icmp eq i32 %5, %n
br i1 %exitcond, label %._crit_edge, label %.lr.ph
@@ -64,5 +66,6 @@ define i32 @register_limit(i32* nocapture %A, i32 %n) {
%sum.2.lcssa = phi i32 [ 0, %0 ], [ %7, %.lr.ph ]
%sum.4.lcssa = phi i32 [ 0, %0 ], [ %8, %.lr.ph ]
%sum.5.lcssa = phi i32 [ 0, %0 ], [ %9, %.lr.ph ]
%sum.6.lcssa = phi i32 [ 0, %0 ], [ %10, %.lr.ph ]
ret i32 %sum.0.lcssa
}