mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-28 19:31:58 +00:00
numeric_limits::infinity() apparently does not work on all systems. As a
workaround, use the C HUGE_VAL macro instead. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@13377 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
ad5c296792
commit
a19eedeb7a
@ -196,7 +196,7 @@ void LiveIntervals::updateSpilledInterval(Interval& li,
|
||||
VirtRegMap& vrm,
|
||||
int slot)
|
||||
{
|
||||
assert(li.weight != std::numeric_limits<float>::infinity() &&
|
||||
assert(li.weight != HUGE_VAL &&
|
||||
"attempt to spill already spilled interval!");
|
||||
Interval::Ranges oldRanges;
|
||||
swap(oldRanges, li.ranges);
|
||||
@ -253,7 +253,7 @@ void LiveIntervals::updateSpilledInterval(Interval& li,
|
||||
}
|
||||
}
|
||||
// the new spill weight is now infinity as it cannot be spilled again
|
||||
li.weight = std::numeric_limits<float>::infinity();
|
||||
li.weight = HUGE_VAL;
|
||||
DEBUG(std::cerr << '\n');
|
||||
DEBUG(std::cerr << "\t\t\t\tupdated interval: " << li << '\n');
|
||||
}
|
||||
@ -556,15 +556,13 @@ LiveIntervals::Interval& LiveIntervals::getOrCreateInterval(unsigned reg)
|
||||
|
||||
LiveIntervals::Interval::Interval(unsigned r)
|
||||
: reg(r),
|
||||
weight((MRegisterInfo::isPhysicalRegister(r) ?
|
||||
std::numeric_limits<float>::infinity() : 0.0F))
|
||||
weight((MRegisterInfo::isPhysicalRegister(r) ? HUGE_VAL : 0.0F))
|
||||
{
|
||||
|
||||
}
|
||||
|
||||
bool LiveIntervals::Interval::spilled() const
|
||||
{
|
||||
return (weight == std::numeric_limits<float>::infinity() &&
|
||||
return (weight == HUGE_VAL &&
|
||||
MRegisterInfo::isVirtualRegister(reg));
|
||||
}
|
||||
|
||||
|
@ -351,7 +351,7 @@ void RA::assignRegOrStackSlotAtInterval(IntervalPtrs::value_type cur)
|
||||
|
||||
DEBUG(std::cerr << "\tassigning stack slot at interval "<< *cur << ":\n");
|
||||
|
||||
float minWeight = std::numeric_limits<float>::infinity();
|
||||
float minWeight = HUGE_VAL;
|
||||
unsigned minReg = 0;
|
||||
const TargetRegisterClass* rc = mf_->getSSARegMap()->getRegClass(cur->reg);
|
||||
for (TargetRegisterClass::iterator i = rc->allocation_order_begin(*mf_);
|
||||
|
Loading…
Reference in New Issue
Block a user