6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-19 20:34:38 +00:00
Code Issues Projects Releases Wiki Activity

Fix vbroadcast matching logic to early unmatch if the node doesn't have

Browse Source 
only one use. Fix PR10825.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@138951 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bruno Cardoso Lopes 2011-09-01 18:15:06 +00:00
parent c047dcade5
commit a39ccdb9d4
2 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/X86ISelLowering.cpp
View File

@ -6409,12 +6409,16 @@ static bool isVectorBroadcast(SDValue &Op) {
if (Is256)
V = V.getOperand(1);
if (V.hasOneUse() && V.getOpcode() != ISD::SCALAR_TO_VECTOR)
if (!V.hasOneUse())
return false;
// Check the source scalar_to_vector type. 256-bit broadcasts are
// supported for 32/64-bit sizes, while 128-bit ones are only supported
// for 32-bit scalars.
if (V.getOpcode() != ISD::SCALAR_TO_VECTOR)
return false;
unsigned ScalarSize = V.getOperand(0).getValueType().getSizeInBits();
if (ScalarSize != 32 && ScalarSize != 64)
return false;

10
test/CodeGen/X86/avx-vbroadcast.ll
View File

@ -75,6 +75,7 @@ entry:
; CHECK: _G
; CHECK-NOT: vbroadcastsd (%
; CHECK: ret
define <2 x i64> @G(i64* %ptr) nounwind uwtable readnone ssp {
entry:
%q = load i64* %ptr, align 8
@ -82,3 +83,12 @@ entry:
%vecinit2.i = insertelement <2 x i64> %vecinit.i, i64 %q, i32 1
ret <2 x i64> %vecinit2.i
}
; CHECK: _H
; CHECK-NOT: vbroadcastss
; CHECK: ret
define <4 x i32> @H(<4 x i32> %a) {
%x = shufflevector <4 x i32> %a, <4 x i32> undef, <4 x i32> <i32 1, i32 undef, i32 undef, i32 undef>
ret <4 x i32> %x
}