6502/llvm-6502
1
0 Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2026-04-27 04:18:42 +00:00
Code Issues Projects Releases Wiki Activity

llvm/test/CodeGen/X86/llc-override-mcpu-mattr.ll: Tweak not to be affected by x64 Calling Convention.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@236710 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi committed 2015-05-07 10:18:28 +00:00
1 parent 4d5e059cdb
commit a3ded6b432
1 file changed
+6 -4
Download Patch File Download Diff File Expand all files Collapse all files
test/CodeGen/X86/llc-override-mcpu-mattr.ll
+6 -4
View File
@@ -4,12 +4,14 @@
; Check that llc can overide function attributes target-cpu and target-features ; Check that llc can overide function attributes target-cpu and target-features
; using command line options -mcpu and -mattr. ; using command line options -mcpu and -mattr.
; CHECK: vpsadbw %ymm{{[0-9]+}}, %ymm{{[0-9]+}}, %ymm{{[0-9]+}} ; CHECK: vpsadbw (%r{{si|dx}}), %ymm{{[0-9]+}}, %ymm{{[0-9]+}}
define <4 x i64> @foo1(<4 x i64> %s1, <4 x i64> %s2) #0 { define <4 x i64> @foo1(<4 x i64>* %s1, <4 x i64>* %s2) #0 {
entry: entry:
%0 = bitcast <4 x i64> %s1 to <32 x i8> %ps1 = load <4 x i64>, <4 x i64>* %s1
%1 = bitcast <4 x i64> %s2 to <32 x i8> %ps2 = load <4 x i64>, <4 x i64>* %s2
%0 = bitcast <4 x i64> %ps1 to <32 x i8>
%1 = bitcast <4 x i64> %ps2 to <32 x i8>
%2 = tail call <4 x i64> @llvm.x86.avx2.psad.bw(<32 x i8> %0, <32 x i8> %1) %2 = tail call <4 x i64> @llvm.x86.avx2.psad.bw(<32 x i8> %0, <32 x i8> %1)
ret <4 x i64> %2 ret <4 x i64> %2
} }