6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-31 08:16:47 +00:00
Code Issues Projects Releases Wiki Activity

eliminate the v[if]cmp versions of these tests, now that [if]cmp+sext works.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74980 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2009-07-08 00:49:35 +00:00
parent b2773e1ada
commit a47d9669b7
3 changed files with 1 additions and 42 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
test/CodeGen/X86/2008-07-23-VSetCC.ll
View File

@@ -4,32 +4,6 @@
define void @entry(i32 %m_task_id, i32 %start_x, i32 %end_x) nounwind { define void @entry(i32 %m_task_id, i32 %start_x, i32 %end_x) nounwind {
br i1 false, label %bb.nph, label %._crit_edge br i1 false, label %bb.nph, label %._crit_edge
bb.nph: ; preds = %bb.nph, %0
vicmp sgt <4 x i32> zeroinitializer, < i32 -128, i32 -128, i32 -128, i32 -128 > ; <<4 x i32>>:1 [#uses=1]
extractelement <4 x i32> %1, i32 3 ; <i32>:2 [#uses=1]
lshr i32 %2, 31 ; <i32>:3 [#uses=1]
trunc i32 %3 to i1 ; <i1>:4 [#uses=1]
select i1 %4, i32 -1, i32 0 ; <i32>:5 [#uses=1]
insertelement <4 x i32> zeroinitializer, i32 %5, i32 3 ; <<4 x i32>>:6 [#uses=1]
and <4 x i32> zeroinitializer, %6 ; <<4 x i32>>:7 [#uses=1]
bitcast <4 x i32> %7 to <4 x float> ; <<4 x float>>:8 [#uses=1]
fmul <4 x float> zeroinitializer, %8 ; <<4 x float>>:9 [#uses=1]
bitcast <4 x float> %9 to <4 x i32> ; <<4 x i32>>:10 [#uses=1]
or <4 x i32> %10, zeroinitializer ; <<4 x i32>>:11 [#uses=1]
bitcast <4 x i32> %11 to <4 x float> ; <<4 x float>>:12 [#uses=1]
fmul <4 x float> %12, < float 1.000000e+02, float 1.000000e+02, float 1.000000e+02, float 1.000000e+02 > ; <<4 x float>>:13 [#uses=1]
fsub <4 x float> %13, < float 1.000000e+02, float 1.000000e+02, float 1.000000e+02, float 1.000000e+02 > ; <<4 x float>>:14 [#uses=1]
extractelement <4 x float> %14, i32 3 ; <float>:15 [#uses=1]
call float @fmaxf( float 0.000000e+00, float %15 ) ; <float>:16 [#uses=0]
br label %bb.nph
._crit_edge: ; preds = %0
ret void
}
define void @entry2(i32 %m_task_id, i32 %start_x, i32 %end_x) nounwind {
br i1 false, label %bb.nph, label %._crit_edge
bb.nph: ; preds = %bb.nph, %0 bb.nph: ; preds = %bb.nph, %0
%X = icmp sgt <4 x i32> zeroinitializer, < i32 -128, i32 -128, i32 -128, i32 -128 > ; <<4 x i32>>:1 [#uses=1] %X = icmp sgt <4 x i32> zeroinitializer, < i32 -128, i32 -128, i32 -128, i32 -128 > ; <<4 x i32>>:1 [#uses=1]
sext <4 x i1> %X to <4 x i32> sext <4 x i1> %X to <4 x i32>

7
test/CodeGen/X86/vec_compare.ll
View File

@@ -1,9 +1,4 @@
; RUN: llvm-as < %s | llc -march=x86 -mcpu=yonah | grep pcmpgtd | count 2 ; RUN: llvm-as < %s | llc -march=x86 -mcpu=yonah | grep pcmpgtd
define <4 x i32> @test(<4 x i32> %A, <4 x i32> %B) nounwind {
%C = vicmp sgt <4 x i32> %A, %B
ret <4 x i32> %C
}
define <4 x i32> @test2(<4 x i32> %A, <4 x i32> %B) nounwind { define <4 x i32> @test2(<4 x i32> %A, <4 x i32> %B) nounwind {

10
test/CodeGen/X86/vfcmp.ll
View File

@@ -1,16 +1,6 @@
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 ; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2
; PR2620 ; PR2620
define void @t(i32 %m_task_id, i32 %start_x, i32 %end_x) nounwind {
vfcmp olt <2 x double> zeroinitializer, zeroinitializer ; <<2 x i64>>:1 [#uses=1]
extractelement <2 x i64> %1, i32 1 ; <i64>:2 [#uses=1]
lshr i64 %2, 63 ; <i64>:3 [#uses=1]
trunc i64 %3 to i1 ; <i1>:4 [#uses=1]
zext i1 %4 to i8 ; <i8>:5 [#uses=1]
insertelement <2 x i8> zeroinitializer, i8 %5, i32 1 ; <<2 x i8>>:6 [#uses=1]
store <2 x i8> %6, <2 x i8>* null
ret void
}
define void @t2(i32 %m_task_id, i32 %start_x, i32 %end_x) nounwind { define void @t2(i32 %m_task_id, i32 %start_x, i32 %end_x) nounwind {
%A = fcmp olt <2 x double> zeroinitializer, zeroinitializer ; <<2 x i64>>:1 [#uses=1] %A = fcmp olt <2 x double> zeroinitializer, zeroinitializer ; <<2 x i64>>:1 [#uses=1]