6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-16 14:31:59 +00:00
Code Issues Projects Releases Wiki Activity

Rename @llvm.debugger to @llvm.debugtrap.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@156774 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2012-05-14 18:58:10 +00:00
parent 19e7421243
commit a6063c6e29
8 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
docs/LangRef.html
View File

@ -307,8 +307,8 @@
'<tt>llvm.annotation.*</tt>' Intrinsic</a></li> '<tt>llvm.annotation.*</tt>' Intrinsic</a></li>
<li><a href="#int_trap"> <li><a href="#int_trap">
'<tt>llvm.trap</tt>' Intrinsic</a></li> '<tt>llvm.trap</tt>' Intrinsic</a></li>
<li><a href="#int_debugger"> <li><a href="#int_debugtrap">
'<tt>llvm.debugger</tt>' Intrinsic</a></li> '<tt>llvm.debugtrap</tt>' Intrinsic</a></li>
<li><a href="#int_stackprotector"> <li><a href="#int_stackprotector">
'<tt>llvm.stackprotector</tt>' Intrinsic</a></li> '<tt>llvm.stackprotector</tt>' Intrinsic</a></li>
<li><a href="#int_objectsize"> <li><a href="#int_objectsize">
@ -8402,18 +8402,18 @@ LLVM</a>.</p>
<!-- _______________________________________________________________________ --> <!-- _______________________________________________________________________ -->
<h4> <h4>
<a name="int_debugger">'<tt>llvm.debugger</tt>' Intrinsic</a> <a name="int_debugtrap">'<tt>llvm.debugtrap</tt>' Intrinsic</a>
</h4> </h4>
<div> <div>
<h5>Syntax:</h5> <h5>Syntax:</h5>
<pre> <pre>
declare void @llvm.debugger() declare void @llvm.debugtrap()
</pre> </pre>
<h5>Overview:</h5> <h5>Overview:</h5>
<p>The '<tt>llvm.debugger</tt>' intrinsic.</p> <p>The '<tt>llvm.debugtrap</tt>' intrinsic.</p>
<h5>Arguments:</h5> <h5>Arguments:</h5>
<p>None.</p> <p>None.</p>

4
include/llvm/CodeGen/ISDOpcodes.h
View File

@ -582,8 +582,8 @@ namespace ISD {
// TRAP - Trapping instruction // TRAP - Trapping instruction
TRAP, TRAP,
// DEBUGGER - Trap intented to get the attention of a debugger. // DEBUGTRAP - Trap intented to get the attention of a debugger.
DEBUGGER, DEBUGTRAP,
// PREFETCH - This corresponds to a prefetch intrinsic. It takes chains are // PREFETCH - This corresponds to a prefetch intrinsic. It takes chains are
// their first operand. The other operands are the address to prefetch, // their first operand. The other operands are the address to prefetch,

4
include/llvm/Intrinsics.td
View File

@ -399,8 +399,8 @@ def int_flt_rounds : Intrinsic<[llvm_i32_ty]>,
GCCBuiltin<"__builtin_flt_rounds">; GCCBuiltin<"__builtin_flt_rounds">;
def int_trap : Intrinsic<[]>, def int_trap : Intrinsic<[]>,
GCCBuiltin<"__builtin_trap">; GCCBuiltin<"__builtin_trap">;
def int_debugger : Intrinsic<[]>, def int_debugtrap : Intrinsic<[]>,
GCCBuiltin<"__builtin_debugger">; GCCBuiltin<"__builtin_debugtrap">;
// Intrisics to support half precision floating point format // Intrisics to support half precision floating point format
let Properties = [IntrNoMem] in { let Properties = [IntrNoMem] in {

2
include/llvm/Target/TargetSelectionDAG.td
View File

@ -404,7 +404,7 @@ def brind : SDNode<"ISD::BRIND" , SDTBrind, [SDNPHasChain]>;
def br : SDNode<"ISD::BR" , SDTBr, [SDNPHasChain]>; def br : SDNode<"ISD::BR" , SDTBr, [SDNPHasChain]>;
def trap : SDNode<"ISD::TRAP" , SDTNone, def trap : SDNode<"ISD::TRAP" , SDTNone,
[SDNPHasChain, SDNPSideEffect]>; [SDNPHasChain, SDNPSideEffect]>;
def debugger : SDNode<"ISD::DEBUGGER" , SDTNone, def debugtrap : SDNode<"ISD::DEBUGTRAP" , SDTNone,
[SDNPHasChain, SDNPSideEffect]>; [SDNPHasChain, SDNPSideEffect]>;
def prefetch : SDNode<"ISD::PREFETCH" , SDTPrefetch, def prefetch : SDNode<"ISD::PREFETCH" , SDTPrefetch,

4
lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
View File

@ -5087,8 +5087,8 @@ SelectionDAGBuilder::visitIntrinsicCall(const CallInst &I, unsigned Intrinsic) {
DAG.setRoot(Result.second); DAG.setRoot(Result.second);
return 0; return 0;
} }
case Intrinsic::debugger: { case Intrinsic::debugtrap: {
DAG.setRoot(DAG.getNode(ISD::DEBUGGER, dl,MVT::Other, getRoot())); DAG.setRoot(DAG.getNode(ISD::DEBUGTRAP, dl,MVT::Other, getRoot()));
return 0; return 0;
} }
case Intrinsic::uadd_with_overflow: case Intrinsic::uadd_with_overflow:

2
lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp
View File

@ -265,7 +265,7 @@ std::string SDNode::getOperationName(const SelectionDAG *G) const {
case ISD::STACKSAVE: return "stacksave"; case ISD::STACKSAVE: return "stacksave";
case ISD::STACKRESTORE: return "stackrestore"; case ISD::STACKRESTORE: return "stackrestore";
case ISD::TRAP: return "trap"; case ISD::TRAP: return "trap";
case ISD::DEBUGGER: return "debugger"; case ISD::DEBUGTRAP: return "debugtrap";
// Bit manipulation // Bit manipulation
case ISD::BSWAP: return "bswap"; case ISD::BSWAP: return "bswap";

2
lib/Target/X86/X86InstrSystem.td
View File

@ -36,7 +36,7 @@ let Uses = [EFLAGS] in
def INT3 : I<0xcc, RawFrm, (outs), (ins), "int3", def INT3 : I<0xcc, RawFrm, (outs), (ins), "int3",
[(int_x86_int (i8 3))], IIC_INT3>; [(int_x86_int (i8 3))], IIC_INT3>;
def : Pat<(debugger), def : Pat<(debugtrap),
(INT3)>; (INT3)>;
// The long form of "int $3" turns into int3 as a size optimization. // The long form of "int $3" turns into int3 as a size optimization.

4
test/CodeGen/X86/trap.ll
View File

@ -12,10 +12,10 @@ entry:
; CHECK: int3 ; CHECK: int3
define i32 @test1() noreturn nounwind { define i32 @test1() noreturn nounwind {
entry: entry:
tail call void @llvm.debugger( ) tail call void @llvm.debugtrap( )
unreachable unreachable
} }
declare void @llvm.trap() nounwind declare void @llvm.trap() nounwind
declare void @llvm.debugger() nounwind declare void @llvm.debugtrap() nounwind