mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-02 22:23:10 +00:00
[FastISel][AArch64] Add sqrt intrinsic support.
Fixes <rdar://problem/17867067>. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@214388 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -1708,6 +1708,25 @@ bool AArch64FastISel::FastLowerIntrinsicCall(const IntrinsicInst *II) {
|
||||
.addImm(1);
|
||||
return true;
|
||||
}
|
||||
case Intrinsic::sqrt: {
|
||||
Type *RetTy = II->getCalledFunction()->getReturnType();
|
||||
|
||||
MVT VT;
|
||||
if (!isTypeLegal(RetTy, VT))
|
||||
return false;
|
||||
|
||||
unsigned Op0Reg = getRegForValue(II->getOperand(0));
|
||||
if (!Op0Reg)
|
||||
return false;
|
||||
bool Op0IsKill = hasTrivialKill(II->getOperand(0));
|
||||
|
||||
unsigned ResultReg = FastEmit_r(VT, VT, ISD::FSQRT, Op0Reg, Op0IsKill);
|
||||
if (!ResultReg)
|
||||
return false;
|
||||
|
||||
UpdateValueMap(II, ResultReg);
|
||||
return true;
|
||||
}
|
||||
case Intrinsic::sadd_with_overflow:
|
||||
case Intrinsic::uadd_with_overflow:
|
||||
case Intrinsic::ssub_with_overflow:
|
||||
|
||||
Reference in New Issue
Block a user