6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-19 06:31:18 +00:00
Code Issues Projects Releases Wiki Activity

Apply a fix for a vector setcc dagcombine from Jan Sjodin. No

Browse Source 
testcase yet, as the testcase now fails downstream.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@102228 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2010-04-24 01:17:30 +00:00
parent a870256d7d
commit a7bcef1bce
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@ -3474,8 +3474,9 @@ SDValue DAGCombiner::visitSIGN_EXTEND(SDNode *N) {
} }
// sext(setcc x, y, cc) -> (select_cc x, y, -1, 0, cc) // sext(setcc x, y, cc) -> (select_cc x, y, -1, 0, cc)
unsigned ElementWidth = VT.getScalarType().getSizeInBits();
SDValue NegOne = SDValue NegOne =
DAG.getConstant(APInt::getAllOnesValue(VT.getSizeInBits()), VT); DAG.getConstant(APInt::getAllOnesValue(ElementWidth), VT);
SDValue SCC = SDValue SCC =
SimplifySelectCC(N->getDebugLoc(), N0.getOperand(0), N0.getOperand(1), SimplifySelectCC(N->getDebugLoc(), N0.getOperand(0), N0.getOperand(1),
NegOne, DAG.getConstant(0, VT), NegOne, DAG.getConstant(0, VT),