6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Tab completion is our friend.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11957 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2004-02-28 19:45:39 +00:00
parent 83ba99ac46
commit a85d46eea8
10 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Sparc/Sparc.td
View File

@@ -18,8 +18,8 @@ include "../Target.td"
// Register File Description // Register File Description
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
include "SparcV8Reg.td" include "SparcV8RegisterInfo.td"
include "SparcV8Instrs.td" include "SparcV8InstrInfo.td"
def SparcV8InstrInfo : InstrInfo { def SparcV8InstrInfo : InstrInfo {
let PHIInst = PHI; let PHIInst = PHI;

4
lib/Target/Sparc/SparcV8Instrs.td → lib/Target/Sparc/SparcInstrInfo.td
View File

@@ -28,8 +28,8 @@ class InstV8 : Instruction { // SparcV8 instruction baseline
bit isPrivileged = 0; // Is this a privileged instruction? bit isPrivileged = 0; // Is this a privileged instruction?
} }
include "SparcV8Instrs_F2.td" include "SparcV8InstrInfo_F2.td"
include "SparcV8Instrs_F3.td" include "SparcV8InstrInfo_F3.td"
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Instructions // Instructions

0
lib/Target/Sparc/SparcV8Reg.td → lib/Target/Sparc/SparcRegisterInfo.td
View File

0
lib/Target/Sparc/SparcV8Instrs_F2.td → lib/Target/Sparc/SparcV8InstrInfo_F2.td
View File

0
lib/Target/Sparc/SparcV8Instrs_F3.td → lib/Target/Sparc/SparcV8InstrInfo_F3.td
View File

4
lib/Target/SparcV8/SparcV8.td
View File

@@ -18,8 +18,8 @@ include "../Target.td"
// Register File Description // Register File Description
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
include "SparcV8Reg.td" include "SparcV8RegisterInfo.td"
include "SparcV8Instrs.td" include "SparcV8InstrInfo.td"
def SparcV8InstrInfo : InstrInfo { def SparcV8InstrInfo : InstrInfo {
let PHIInst = PHI; let PHIInst = PHI;

4
lib/Target/SparcV8/SparcV8Instrs.td → lib/Target/SparcV8/SparcV8InstrInfo.td
View File

@@ -28,8 +28,8 @@ class InstV8 : Instruction { // SparcV8 instruction baseline
bit isPrivileged = 0; // Is this a privileged instruction? bit isPrivileged = 0; // Is this a privileged instruction?
} }
include "SparcV8Instrs_F2.td" include "SparcV8InstrInfo_F2.td"
include "SparcV8Instrs_F3.td" include "SparcV8InstrInfo_F3.td"
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Instructions // Instructions

0
lib/Target/SparcV8/SparcV8Instrs_F2.td → lib/Target/SparcV8/SparcV8InstrInfo_F2.td
View File

0
lib/Target/SparcV8/SparcV8Instrs_F3.td → lib/Target/SparcV8/SparcV8InstrInfo_F3.td
View File

0
lib/Target/SparcV8/SparcV8Reg.td → lib/Target/SparcV8/SparcV8RegisterInfo.td
View File