6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-25 10:27:04 +00:00
Code Issues Projects Releases Wiki Activity

Match a pattern generated by a dag combiner opt where:

Browse Source 
(select (load (load tga0)) (load tga1)) => (load (select (load tga0) tga1))

Thanks to Akira for pointing that.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121163 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bruno Cardoso Lopes
2010-12-07 19:00:20 +00:00
parent 2b38c51f0e
commit ab8d53a56a
3 changed files with 27 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/Mips/MipsAsmPrinter.cpp
View File

@@ -271,12 +271,16 @@ void MipsAsmPrinter::printOperand(const MachineInstr *MI, int opNum,
switch(MO.getTargetFlags()) {
case MipsII::MO_GPREL: O << "%gp_rel("; break;
case MipsII::MO_GOT_CALL: O << "%call16("; break;
case MipsII::MO_GOT:
if (MI->getOpcode() == Mips::LW)
case MipsII::MO_GOT: {
const MachineOperand &LastMO = MI->getOperand(opNum-1);
bool LastMOIsGP = LastMO.getType() == MachineOperand::MO_Register
&& LastMO.getReg() == Mips::GP;
if (MI->getOpcode() == Mips::LW || LastMOIsGP)
O << "%got(";
else
O << "%lo(";
break;
}
case MipsII::MO_ABS_HILO:
if (MI->getOpcode() == Mips::LUi)
O << "%hi(";