6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-10 04:33:40 +00:00
Code Issues Projects Releases Wiki Activity

fixing divides

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25383 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Duraid Madina 2006-01-17 01:19:49 +00:00
parent 4df8665bf9
commit ae6dcddcfe
1 changed files with 9 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
lib/Target/IA64/IA64ISelDAGToDAG.cpp
View File

@ -228,6 +228,8 @@ SDOperand IA64DAGToDAGISel::SelectDIV(SDOperand Op) {
TmpPR = TmpF5.getValue(1); TmpPR = TmpF5.getValue(1);
Chain = TmpF5.getValue(2); Chain = TmpF5.getValue(2);
Chain = CurDAG->getCopyToReg(Chain, IA64::F8, TmpF5);
SDOperand minusB; SDOperand minusB;
if(isModulus) { // for remainders, it'll be handy to have if(isModulus) { // for remainders, it'll be handy to have
// copies of -input_b // copies of -input_b
@ -287,23 +289,18 @@ SDOperand IA64DAGToDAGISel::SelectDIV(SDOperand Op) {
TmpR2 = CurDAG->getTargetNode(IA64::CFNMAS1, MVT::f64, TmpR2 = CurDAG->getTargetNode(IA64::CFNMAS1, MVT::f64,
TmpF4, TmpQ2, TmpF3, TmpPR); TmpF4, TmpQ2, TmpF3, TmpPR);
Chain = TmpR2.getValue(1); Chain = TmpR2.getValue(1);
// we want TmpQ3 to have the same target register as the frcpa? maybe we // we want TmpQ3 to have the same target register as the frcpa? maybe we
// should two-address hack it. See the comment "for this to work..." on page // should two-address hack it. See the comment "for this to work..." on page
// 48 of Intel application note #245415 // 48 of Intel application note #245415
TmpQ3 = CurDAG->getTargetNode(IA64::CFMAS1, MVT::f64, TmpQ3 = CurDAG->getTargetNode(IA64::TCFMAS1, MVT::f64,
TmpR2, TmpY2, TmpQ2, TmpPR); TmpF5, TmpR2, TmpY2, TmpQ2, TmpPR);
Chain = TmpQ3.getValue(1); Chain = TmpQ3.getValue(1);
// FIXME: this is unfortunate :( // STORY: without these two-address instructions (TCFMAS1 and TCFMADS0)
// the story is that the dest reg of the fnma above and the fma below it // the FPSWA won't be able to help out in the case of large/tiny
// (and therefore the src of the fcvt.fx[u] below as well) cannot // arguments. Other fun bugs may also appear, e.g. 0/x = x, not 0.
// be the same register, or this code breaks if the first argument is
// zero. (e.g. without this hack, 0%8 yields -64, not 0.)
/* XXX: these two lines do nothing */
SDOperand bogus = CurDAG->getTargetNode(IA64::IUSE, MVT::Other, TmpR2);
Chain = bogus.getValue(0);
if(isSigned) if(isSigned)
TmpQ = CurDAG->getTargetNode(IA64::FCVTFXTRUNCS1, MVT::f64, TmpQ3); TmpQ = CurDAG->getTargetNode(IA64::FCVTFXTRUNCS1, MVT::f64, TmpQ3);
else else