6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-28 19:31:58 +00:00
Code Issues Projects Releases Wiki Activity

One more. Transfer kill of the larger register when lowering an EXTRACT_SUBREG.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@78145 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2009-08-05 02:25:11 +00:00
parent a72dfb522d
commit b018a1e5a7
2 changed files with 60 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/CodeGen/LowerSubregs.cpp
View File

@ -56,7 +56,8 @@ namespace {
void TransferDeadFlag(MachineInstr *MI, unsigned DstReg,
const TargetRegisterInfo &TRI);
void TransferKillFlag(MachineInstr *MI, unsigned SrcReg,
const TargetRegisterInfo &TRI);
const TargetRegisterInfo &TRI,
bool AddIfNotFound = false);
};
char LowerSubregsInstructionPass::ID = 0;
@ -88,10 +89,11 @@ LowerSubregsInstructionPass::TransferDeadFlag(MachineInstr *MI,
void
LowerSubregsInstructionPass::TransferKillFlag(MachineInstr *MI,
unsigned SrcReg,
const TargetRegisterInfo &TRI) {
const TargetRegisterInfo &TRI,
bool AddIfNotFound) {
for (MachineBasicBlock::iterator MII =
prior(MachineBasicBlock::iterator(MI)); ; --MII) {
if (MII->addRegisterKilled(SrcReg, &TRI))
if (MII->addRegisterKilled(SrcReg, &TRI, AddIfNotFound))
break;
assert(MII != MI->getParent()->begin() &&
"copyRegToReg output doesn't reference source register!");
@ -142,7 +144,7 @@ bool LowerSubregsInstructionPass::LowerExtract(MachineInstr *MI) {
if (MI->getOperand(0).isDead())
TransferDeadFlag(MI, DstReg, TRI);
if (MI->getOperand(1).isKill())
TransferKillFlag(MI, SrcReg, TRI);
TransferKillFlag(MI, SuperReg, TRI, true);
#ifndef NDEBUG
MachineBasicBlock::iterator dMI = MI;

54
test/CodeGen/Thumb2/2009-08-04-SubregLoweringBug3.ll Normal file
View File

@ -0,0 +1,54 @@
; RUN: llvm-as < %s | llc -mtriple=thumbv7-apple-darwin9 -mattr=+neon,+neonfp
; rdar://7117307
%struct.Hosp = type { i32, i32, i32, %struct.List, %struct.List, %struct.List, %struct.List }
%struct.List = type { %struct.List*, %struct.Patient*, %struct.List* }
%struct.Patient = type { i32, i32, i32, %struct.Village* }
%struct.Village = type { [4 x %struct.Village*], %struct.Village*, %struct.List, %struct.Hosp, i32, i32 }
define arm_apcscc %struct.List* @sim(%struct.Village* %village) nounwind {
entry:
br i1 undef, label %bb14, label %bb3.preheader
bb3.preheader: ; preds = %entry
br label %bb5
bb5: ; preds = %bb5, %bb3.preheader
br i1 undef, label %bb11, label %bb5
bb11: ; preds = %bb5
%0 = load i32* undef, align 4 ; <i32> [#uses=1]
%1 = xor i32 %0, 123459876 ; <i32> [#uses=1]
%2 = sdiv i32 %1, 127773 ; <i32> [#uses=1]
%3 = mul i32 %2, 2836 ; <i32> [#uses=1]
%4 = sub i32 0, %3 ; <i32> [#uses=1]
%5 = xor i32 %4, 123459876 ; <i32> [#uses=1]
%idum_addr.0.i.i = select i1 undef, i32 undef, i32 %5 ; <i32> [#uses=1]
%6 = sitofp i32 %idum_addr.0.i.i to double ; <double> [#uses=1]
%7 = fmul double %6, 0x3E00000000200000 ; <double> [#uses=1]
%8 = fptrunc double %7 to float ; <float> [#uses=2]
%9 = fmul float %8, 0x41E0000000000000 ; <float> [#uses=1]
%10 = fptosi float %9 to i32 ; <i32> [#uses=1]
store i32 %10, i32* undef, align 4
%11 = fpext float %8 to double ; <double> [#uses=1]
%12 = fcmp ogt double %11, 6.660000e-01 ; <i1> [#uses=1]
br i1 %12, label %generate_patient.exit, label %generate_patient.exit.thread
generate_patient.exit.thread: ; preds = %bb11
ret %struct.List* null
generate_patient.exit: ; preds = %bb11
br i1 undef, label %bb14, label %bb12
bb12: ; preds = %generate_patient.exit
br i1 undef, label %bb.i, label %bb1.i
bb.i: ; preds = %bb12
ret %struct.List* null
bb1.i: ; preds = %bb12
ret %struct.List* null
bb14: ; preds = %generate_patient.exit, %entry
ret %struct.List* undef
}