6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-01 15:17:25 +00:00
Code Issues Projects Releases Wiki Activity

Revert 202433 - Provide a target override for the latest regalloc heuristic

Browse Source 
That commit was introduced in order to help investigate a problem in ARM
codegen breaking from commit 202304 (Add a limit to the heuristic that register
allocates instructions in local order). Recent analisys indicated that the
problem no longer exists, so I'm reverting this change.

See PR18996.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@218981 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Renato Golin
2014-10-03 12:20:53 +00:00
parent 7ae6f2abf6
commit b157cb7afd
5 changed files with 3 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
include/llvm/Target/TargetRegisterInfo.h
View File

@@ -683,12 +683,6 @@ public:
/// (3) Bottom-up allocation is no longer guaranteed to optimally color.
virtual bool reverseLocalAssignment() const { return false; }
/// Allow the target to override register assignment heuristics based on the
/// live range size. If this returns false, then local live ranges are always
/// assigned in order regardless of their size. This is a temporary hook for
/// debugging downstream codegen failures exposed by regalloc.
virtual bool mayOverrideLocalAssignment() const { return true; }
/// Allow the target to override the cost of using a callee-saved register for
/// the first time. Default value of 0 means we will use a callee-saved
/// register if it is available.