mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-02 07:11:49 +00:00
move fcompi alias to .td file and zap some useless code.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117823 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
6f96b0899b
commit
b3c417845d
@ -622,8 +622,6 @@ ParseInstruction(StringRef Name, SMLoc NameLoc,
|
||||
SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
||||
// FIXME: Hack to recognize some aliases.
|
||||
StringRef PatchedName = StringSwitch<StringRef>(Name)
|
||||
.Case("repe", "rep")
|
||||
.Case("repz", "rep")
|
||||
.Case("push", Is64Bit ? "pushq" : "pushl")
|
||||
.Case("pop", Is64Bit ? "popq" : "popl")
|
||||
.Case("pushf", Is64Bit ? "pushfq" : "pushfl")
|
||||
@ -921,15 +919,6 @@ ParseInstruction(StringRef Name, SMLoc NameLoc,
|
||||
NameLoc, NameLoc));
|
||||
}
|
||||
|
||||
// The assembler accepts this instruction with no operand as a synonym for an
|
||||
// instruction taking %st(1),%st(0). e.g. "fcompi" -> "fcompi %st(1),st(0)".
|
||||
if (Name == "fcompi" && Operands.size() == 1) {
|
||||
Operands.push_back(X86Operand::CreateReg(MatchRegisterName("st(1)"),
|
||||
NameLoc, NameLoc));
|
||||
Operands.push_back(X86Operand::CreateReg(MatchRegisterName("st(0)"),
|
||||
NameLoc, NameLoc));
|
||||
}
|
||||
|
||||
// The assembler accepts these instructions with two few operands as a synonym
|
||||
// for taking %st(1),%st(0) or X, %st(0).
|
||||
if ((Name == "fcomi" || Name == "fucomi" || Name == "fucompi" ||
|
||||
|
@ -1293,6 +1293,7 @@ def : MnemonicAlias<"fcmova", "fcmovnbe">;
|
||||
def : MnemonicAlias<"fcmovnae", "fcmovb">;
|
||||
def : MnemonicAlias<"fcmovna", "fcmovbe">;
|
||||
def : MnemonicAlias<"fcmovae", "fcmovnb">;
|
||||
def : MnemonicAlias<"fcompi", "fcomip">;
|
||||
def : MnemonicAlias<"fildq", "fildll">;
|
||||
def : MnemonicAlias<"fldcww", "fldcw">;
|
||||
def : MnemonicAlias<"fnstcww", "fnstcw">;
|
||||
|
Loading…
Reference in New Issue
Block a user