6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-08 19:25:47 +00:00
Code Issues Projects Releases Wiki Activity

Separate unrelated cases that once shared a numeric value

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104629 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen
2010-05-25 19:49:40 +00:00
parent 1fc8e759a7
commit b53985239c
1 changed files with 12 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
lib/Target/X86/X86RegisterInfo.cpp
View File

@@ -158,7 +158,6 @@ X86RegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A,
switch (SubIdx) { switch (SubIdx) {
default: return 0; default: return 0;
case X86::sub_8bit: case X86::sub_8bit:
case X86::sub_ss:
if (B == &X86::GR8RegClass) { if (B == &X86::GR8RegClass) {
if (A->getSize() == 2 || A->getSize() == 4 || A->getSize() == 8) if (A->getSize() == 2 || A->getSize() == 4 || A->getSize() == 8)
return A; return A;
@@ -190,12 +189,9 @@ X86RegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A,
return &X86::GR16_NOREXRegClass; return &X86::GR16_NOREXRegClass;
else if (A == &X86::GR16_ABCDRegClass) else if (A == &X86::GR16_ABCDRegClass)
return &X86::GR16_ABCDRegClass; return &X86::GR16_ABCDRegClass;
} else if (B == &X86::FR32RegClass) {
return A;
} }
break; break;
case X86::sub_8bit_hi: case X86::sub_8bit_hi:
case X86::sub_sd:
if (B == &X86::GR8_ABCD_HRegClass) { if (B == &X86::GR8_ABCD_HRegClass) {
if (A == &X86::GR64RegClass || A == &X86::GR64_ABCDRegClass || if (A == &X86::GR64RegClass || A == &X86::GR64_ABCDRegClass ||
A == &X86::GR64_NOREXRegClass || A == &X86::GR64_NOREXRegClass ||
@@ -208,12 +204,9 @@ X86RegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A,
else if (A == &X86::GR16RegClass || A == &X86::GR16_ABCDRegClass || else if (A == &X86::GR16RegClass || A == &X86::GR16_ABCDRegClass ||
A == &X86::GR16_NOREXRegClass) A == &X86::GR16_NOREXRegClass)
return &X86::GR16_ABCDRegClass; return &X86::GR16_ABCDRegClass;
} else if (B == &X86::FR64RegClass) {
return A;
} }
break; break;
case X86::sub_16bit: case X86::sub_16bit:
case X86::sub_xmm:
if (B == &X86::GR16RegClass) { if (B == &X86::GR16RegClass) {
if (A->getSize() == 4 || A->getSize() == 8) if (A->getSize() == 4 || A->getSize() == 8)
return A; return A;
@@ -237,8 +230,6 @@ X86RegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A,
return &X86::GR32_NOREXRegClass; return &X86::GR32_NOREXRegClass;
else if (A == &X86::GR32_ABCDRegClass) else if (A == &X86::GR32_ABCDRegClass)
return &X86::GR64_ABCDRegClass; return &X86::GR64_ABCDRegClass;
} else if (B == &X86::VR128RegClass) {
return A;
} }
break; break;
case X86::sub_32bit: case X86::sub_32bit:
@@ -259,6 +250,18 @@ X86RegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A,
return &X86::GR64_ABCDRegClass; return &X86::GR64_ABCDRegClass;
} }
break; break;
case X86::sub_ss:
if (B == &X86::FR32RegClass)
return A;
break;
case X86::sub_sd:
if (B == &X86::FR64RegClass)
return A;
break;
case X86::sub_xmm:
if (B == &X86::VR128RegClass)
return A;
break;
} }
return 0; return 0;
} }