6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-24 12:29:33 +00:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Minor cleanup in HexagonFrameLowering

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@235645 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Krzysztof Parzyszek 2015-04-23 20:42:20 +00:00
parent 2aab32cade
commit b5ce56f874
1 changed files with 2 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/Hexagon/HexagonFrameLowering.cpp
View File

@ -579,9 +579,6 @@ void HexagonFrameLowering::insertEpilogueInBlock(MachineBasicBlock &MBB) const {
// Handle EH_RETURN. // Handle EH_RETURN.
if (RetOpc == Hexagon::EH_RETURN_JMPR) { if (RetOpc == Hexagon::EH_RETURN_JMPR) {
MachineOperand &OffsetReg = RetI->getOperand(0);
(void)OffsetReg; // Silence compiler warning.
assert(OffsetReg.isReg() && "Offset should be in register!");
BuildMI(MBB, InsertPt, DL, HII.get(Hexagon::L2_deallocframe)); BuildMI(MBB, InsertPt, DL, HII.get(Hexagon::L2_deallocframe));
BuildMI(MBB, InsertPt, DL, HII.get(Hexagon::A2_add), SP) BuildMI(MBB, InsertPt, DL, HII.get(Hexagon::A2_add), SP)
.addReg(SP) .addReg(SP)
@ -1008,9 +1005,8 @@ static void dump_registers(BitVector &Regs, const TargetRegisterInfo &TRI) {
bool HexagonFrameLowering::assignCalleeSavedSpillSlots(MachineFunction &MF, bool HexagonFrameLowering::assignCalleeSavedSpillSlots(MachineFunction &MF,
const TargetRegisterInfo *TRI, std::vector<CalleeSavedInfo> &CSI) const { const TargetRegisterInfo *TRI, std::vector<CalleeSavedInfo> &CSI) const {
const Function &F = *MF.getFunction(); DEBUG(dbgs() << LLVM_FUNCTION_NAME << " on "
(void)F; // Silence compiler warning. << MF.getFunction().getName() << '\n');
DEBUG(dbgs() << LLVM_FUNCTION_NAME << " on " << F.getName() << '\n');
MachineFrameInfo *MFI = MF.getFrameInfo(); MachineFrameInfo *MFI = MF.getFrameInfo();
BitVector SRegs(Hexagon::NUM_TARGET_REGS); BitVector SRegs(Hexagon::NUM_TARGET_REGS);