6502/llvm-6502
1
0 Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2026-04-27 04:18:42 +00:00
Code Issues Projects Releases Wiki Activity

Indentation and whitespace cleanups.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@10820 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Alkis Evlogimenos committed 2004-01-13 20:42:08 +00:00
1 parent f7df173e3b
commit b7be115140
1 file changed
+9 -9
Download Patch File Download Diff File Expand all files Collapse all files
lib/CodeGen/RegAllocLinearScan.cpp
+9 -9
View File
@@ -181,10 +181,10 @@ namespace {
if (str) std::cerr << str << ':'; if (str) std::cerr << str << ':';
for (TargetRegisterClass::iterator i = for (TargetRegisterClass::iterator i =
rc->allocation_order_begin(*mf_); rc->allocation_order_begin(*mf_);
i != rc->allocation_order_end(*mf_); ++i) { i != rc->allocation_order_end(*mf_); ++i) {
unsigned reg = *i; unsigned reg = *i;
if (!regUse_[reg]) { if (!regUse_[reg]) {
std::cerr << ' ' << mri_->getName(reg); std::cerr << ' ' << mri_->getName(reg);
if (reserved_[reg]) std::cerr << "*"; if (reserved_[reg]) std::cerr << "*";
} }
} }
@@ -255,7 +255,7 @@ bool RA::runOnMachineFunction(MachineFunction &fn) {
processActiveIntervals(cur); processActiveIntervals(cur);
processInactiveIntervals(cur); processInactiveIntervals(cur);
// if this register is fixed we are done // if this register is fixed we are done
if (cur->reg < MRegisterInfo::FirstVirtualRegister) { if (cur->reg < MRegisterInfo::FirstVirtualRegister) {
markPhysRegNotFree(cur->reg); markPhysRegNotFree(cur->reg);
@@ -517,8 +517,8 @@ void RA::assignStackSlotAtInterval(IntervalPtrs::value_type cur)
// for each interval in active that overlaps // for each interval in active that overlaps
for (IntervalPtrs::const_iterator i = active_.begin(), e = active_.end(); for (IntervalPtrs::const_iterator i = active_.begin(), e = active_.end();
i != e; ++i) { i != e; ++i) {
if (!cur->overlaps(**i)) if (!cur->overlaps(**i))
continue; continue;
unsigned reg = (*i)->reg; unsigned reg = (*i)->reg;
if (reg >= MRegisterInfo::FirstVirtualRegister) { if (reg >= MRegisterInfo::FirstVirtualRegister) {
@@ -532,8 +532,8 @@ void RA::assignStackSlotAtInterval(IntervalPtrs::value_type cur)
// for each interval in inactive that overlaps // for each interval in inactive that overlaps
for (IntervalPtrs::const_iterator i = inactive_.begin(), for (IntervalPtrs::const_iterator i = inactive_.begin(),
e = inactive_.end(); i != e; ++i) { e = inactive_.end(); i != e; ++i) {
if (!cur->overlaps(**i)) if (!cur->overlaps(**i))
continue; continue;
unsigned reg = (*i)->reg; unsigned reg = (*i)->reg;
if (reg >= MRegisterInfo::FirstVirtualRegister) { if (reg >= MRegisterInfo::FirstVirtualRegister) {
@@ -547,8 +547,8 @@ void RA::assignStackSlotAtInterval(IntervalPtrs::value_type cur)
// for each fixed interval that overlaps // for each fixed interval that overlaps
for (IntervalPtrs::const_iterator i = fixed_.begin(), e = fixed_.end(); for (IntervalPtrs::const_iterator i = fixed_.begin(), e = fixed_.end();
i != e; ++i) { i != e; ++i) {
if (!cur->overlaps(**i)) if (!cur->overlaps(**i))
continue; continue;
assert((*i)->reg < MRegisterInfo::FirstVirtualRegister && assert((*i)->reg < MRegisterInfo::FirstVirtualRegister &&
"virtual register interval in fixed set?"); "virtual register interval in fixed set?");