6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-30 17:33:24 +00:00
Code Issues Projects Releases Wiki Activity

Remove dead variable. Fix 80 column violations.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31412 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Reid Spencer 2006-11-03 03:30:34 +00:00
parent f05696c1b5
commit b8f4e0aa17
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@ -176,7 +176,6 @@ namespace {
bool CombineToIndexedLoadStore(SDNode *N) {
SDOperand Ptr;
bool isLoad = true;
if (LoadSDNode *LD = dyn_cast<LoadSDNode>(N)) {
Ptr = LD->getBasePtr();
} else
@ -200,7 +199,8 @@ namespace {
// themselves use of loads / stores.
bool OffIsAMImm = Offset.getOpcode() == ISD::Constant &&
TLI.isLegalAddressImmediate(cast<ConstantSDNode>(Offset)->getValue());
TLI.isLegalAddressImmediate(
cast<ConstantSDNode>(Offset)->getValue());
// Check for #3.
if (OffIsAMImm && BasePtr.Val->use_size() > 1) {
@ -209,7 +209,7 @@ namespace {
SDNode *Use = *I;
if (Use == Ptr.Val)
continue;
if (Use->getOpcode() == ISD::ADD || Use->getOpcode() == ISD::SUB) {
if (Use->getOpcode() == ISD::ADD || Use->getOpcode() == ISD::SUB){
for (SDNode::use_iterator II = Use->use_begin(),
EE = Use->use_end(); II != EE; ++II) {
SDNode *UseUse = *II;