6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-23 16:31:20 +00:00
Code Issues Projects Releases Wiki Activity

Add pseudo instruction TRAP for disassembly, which is encoded according to A5-21

Browse Source 
as the "Permanently UNDEFINED" instruction.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@95873 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Johnny Chen 2010-02-11 17:14:31 +00:00
parent e9d10a6c39
commit ba6e033f4f
1 changed files with 10 additions and 0 deletions

10
lib/Target/ARM/ARMInstrInfo.td

@ -619,6 +619,16 @@ def DBG : AI<(outs), (ins i32imm:$opt), Pseudo, NoItinerary, "dbg", "\t$opt",
let Inst{7-4} = 0b1111;
}
// A5.4 Permanently UNDEFINED instructions.
def TRAP : AI<(outs), (ins), Pseudo, NoItinerary, "trap", "",
[/* For disassembly only; pattern left blank */]>,
Requires<[IsARM]> {
let Inst{27-25} = 0b011;
let Inst{24-20} = 0b11111;
let Inst{7-5} = 0b111;
let Inst{4} = 0b1;
}
// Address computation and loads and stores in PIC mode.
let isNotDuplicable = 1 in {
def PICADD : AXI1<0b0100, (outs GPR:$dst), (ins GPR:$a, pclabel:$cp, pred:$p),