6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-06 09:44:39 +00:00
Code Issues Projects Releases Wiki Activity

- Change __builtin_ia32_palignr intrinsic type to match the pattern in clang.

Browse Source 
- Add patterns to match the following MMX builtins:

   * __builtin_ia32_vec_init_v8qi
   * __builtin_ia32_vec_init_v4hi
   * __builtin_ia32_vec_init_v2si
   * __builtin_ia32_vec_ext_v2si

  These builtins do not correspond to a single MMX instruction. They will have
  to be lowered -- most likely in the back-end.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@112881 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2010-09-02 22:26:35 +00:00
parent 9c282011e6
commit bc54ee9a77
1 changed files with 24 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
include/llvm/IntrinsicsX86.td
View File

@ -1570,9 +1570,9 @@ let TargetPrefix = "x86" in { // All intrinsics start with "llvm.x86.".
def int_x86_mmx_movnt_dq : GCCBuiltin<"__builtin_ia32_movntq">,
Intrinsic<[], [llvm_ptr_ty, llvm_v1i64_ty], []>;
// def int_x86_mmx_palignr_b : GCCBuiltin<"__builtin_ia32_palignr">,
// Intrinsic<[llvm_v1i64_ty], [llvm_v1i64_ty,
// llvm_v1i64_ty, llvm_i8_ty], [IntrNoMem]>;
// def int_x86_mmx_palignr_b : GCCBuiltin<"__builtin_ia32_palignr">,
// Intrinsic<[llvm_v8i8_ty], [llvm_8i8_ty,
// llvm_v8i8_ty, llvm_i8_ty], [IntrNoMem]>;
def int_x86_mmx_pextr_w :
Intrinsic<[llvm_i32_ty], [llvm_v1i64_ty, llvm_i32_ty],
@ -1583,7 +1583,26 @@ let TargetPrefix = "x86" in { // All intrinsics start with "llvm.x86.".
llvm_i32_ty, llvm_i32_ty], [IntrNoMem]>;
def int_x86_mmx_cvtsi32_si64 :
Intrinsic<[llvm_v1i64_ty], [llvm_i32_ty], [IntrNoMem]>;
Intrinsic<[llvm_v1i64_ty], [llvm_i32_ty], [IntrNoMem]>;
def int_x86_mmx_cvtsi64_si32 :
Intrinsic<[llvm_i32_ty], [llvm_v1i64_ty], [IntrNoMem]>;
Intrinsic<[llvm_i32_ty], [llvm_v1i64_ty], [IntrNoMem]>;
def int_x86_mmx_vec_init_b : GCCBuiltin<"__builtin_ia32_vec_init_v8qi">,
Intrinsic<[llvm_v8i8_ty],
[llvm_i8_ty, llvm_i8_ty, llvm_i8_ty, llvm_i8_ty,
llvm_i8_ty, llvm_i8_ty, llvm_i8_ty, llvm_i8_ty],
[IntrNoMem]>;
def int_x86_mmx_vec_init_w : GCCBuiltin<"__builtin_ia32_vec_init_v4hi">,
Intrinsic<[llvm_v4i16_ty],
[llvm_i16_ty, llvm_i16_ty, llvm_i16_ty, llvm_i16_ty],
[IntrNoMem]>;
def int_x86_mmx_vec_init_d : GCCBuiltin<"__builtin_ia32_vec_init_v2si">,
Intrinsic<[llvm_v2i32_ty],
[llvm_i32_ty, llvm_i32_ty],
[IntrNoMem]>;
def int_x86_mmx_vec_ext_d : GCCBuiltin<"__builtin_ia32_vec_ext_v2si">,
Intrinsic<[llvm_v2i32_ty],
[llvm_v2i32_ty, llvm_i32_ty],
[IntrNoMem]>;
}