6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-21 02:24:22 +00:00
Code Issues Projects Releases Wiki Activity

Add LiveIntervalUnion print methods, RegAllocGreedy::trySplit debug spew.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121783 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen
2010-12-14 19:38:49 +00:00
parent 4a84cce3ed
commit bfce678de7
3 changed files with 52 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
lib/CodeGen/LiveIntervalUnion.h
View File

@ -20,6 +20,8 @@
#include "llvm/ADT/IntervalMap.h"
#include "llvm/CodeGen/LiveInterval.h"
#include <algorithm>
namespace llvm {
class TargetRegisterInfo;
@ -71,8 +73,8 @@ public:
SegmentIter begin() { return Segments.begin(); }
SegmentIter end() { return Segments.end(); }
SegmentIter find(SlotIndex x) { return Segments.find(x); }
bool empty() { return Segments.empty(); }
SlotIndex startIndex() { return Segments.start(); }
bool empty() const { return Segments.empty(); }
SlotIndex startIndex() const { return Segments.start(); }
// Add a live virtual register to this union and merge its segments.
void unify(LiveInterval &VirtReg);
@ -106,6 +108,19 @@ public:
// Public default ctor.
InterferenceResult(): VirtRegI(), LiveUnionI() {}
/// start - Return the start of the current overlap.
SlotIndex start() const {
return std::max(VirtRegI->start, LiveUnionI.start());
}
/// stop - Return the end of the current overlap.
SlotIndex stop() const {
return std::min(VirtRegI->end, LiveUnionI.stop());
}
/// interference - Return the register that is interfering here.
LiveInterval *interference() const { return LiveUnionI.value(); }
// Note: this interface provides raw access to the iterators because the
// result has no way to tell if it's valid to dereference them.
@ -121,6 +136,8 @@ public:
bool operator!=(const InterferenceResult &IR) const {
return !operator==(IR);
}
void print(raw_ostream &OS, const TargetRegisterInfo *TRI) const;
};
/// Query interferences between a single live virtual register and a live
@ -206,6 +223,7 @@ public:
return InterferingVRegs;
}
void print(raw_ostream &OS, const TargetRegisterInfo *TRI);
private:
Query(const Query&); // DO NOT IMPLEMENT
void operator=(const Query&); // DO NOT IMPLEMENT