6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-26 05:32:25 +00:00
Code Issues Projects Releases Wiki Activity

Apply a patch by Micah Villmow to fix AsmParser to accept vector

Browse Source 
shift constant expressions, and add support for folding vector
shift constant expressions. This fixes PR3802.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@67010 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2009-03-14 17:09:17 +00:00
parent 8d8ba38f98
commit c131793904
3 changed files with 21 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/VMCore/ConstantFold.cpp
View File

@ -832,6 +832,12 @@ Constant *llvm::ConstantFoldBinaryInstruction(unsigned Opcode,
return EvalVectorOp(CP1, CP2, VTy, ConstantExpr::getOr);
case Instruction::Xor:
return EvalVectorOp(CP1, CP2, VTy, ConstantExpr::getXor);
case Instruction::LShr:
return EvalVectorOp(CP1, CP2, VTy, ConstantExpr::getLShr);
case Instruction::AShr:
return EvalVectorOp(CP1, CP2, VTy, ConstantExpr::getAShr);
case Instruction::Shl:
return EvalVectorOp(CP1, CP2, VTy, ConstantExpr::getShl);
}
}
}

2
lib/VMCore/Constants.cpp
View File

@ -2095,7 +2095,7 @@ Constant *ConstantExpr::get(unsigned Opcode, Constant *C1, Constant *C2) {
case Instruction::LShr:
case Instruction::AShr:
assert(C1->getType() == C2->getType() && "Op types should be identical!");
assert(C1->getType()->isInteger() &&
assert(C1->getType()->isIntOrIntVector() &&
"Tried to create a shift operation on a non-integer type!");
break;
default:

17
test/Assembler/vector-shift.ll
View File

@ -1,6 +1,6 @@
; RUN: llvm-as < %s | llvm-dis | llvm-as | llvm-dis | grep shl
; RUN: llvm-as < %s | llvm-dis | llvm-as | llvm-dis | grep ashr
; RUN: llvm-as < %s | llvm-dis | llvm-as | llvm-dis | grep lshr
; RUN: llvm-as < %s | llvm-dis | llvm-as | llvm-dis | grep shl | count 1
; RUN: llvm-as < %s | llvm-dis | llvm-as | llvm-dis | grep ashr | count 1
; RUN: llvm-as < %s | llvm-dis | llvm-as | llvm-dis | grep lshr | count 1
define <4 x i32> @foo(<4 x i32> %a, <4 x i32> %b) nounwind {
entry:
@ -19,3 +19,14 @@ entry:
%cmp = ashr <4 x i32> %a, %b ; <4 x i32> [#uses=1]
ret <4 x i32> %cmp
}
; Constant expressions: these should be folded.
define <2 x i64> @foo_ce() nounwind {
ret <2 x i64> shl (<2 x i64> <i64 5, i64 6>, <2 x i64> <i64 3, i64 5>)
}
define <2 x i64> @bar_ce() nounwind {
ret <2 x i64> lshr (<2 x i64> <i64 340, i64 380>, <2 x i64> <i64 3, i64 5>)
}
define <2 x i64> @baz_ce() nounwind {
ret <2 x i64> ashr (<2 x i64> <i64 573, i64 411>, <2 x i64> <i64 3, i64 5>)
}