6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Remove node ordering from VA nodes. It's not needed.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@91958 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling
2009-12-23 00:44:51 +00:00
parent 8295a0a991
commit c1d3c944ab
1 changed files with 14 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files

39
lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
View File

@@ -6179,13 +6179,10 @@ void SelectionDAGBuilder::visitInlineAsm(CallSite CS) {
} }
void SelectionDAGBuilder::visitVAStart(CallInst &I) { void SelectionDAGBuilder::visitVAStart(CallInst &I) {
SDValue Res = DAG.getNode(ISD::VASTART, getCurDebugLoc(), DAG.setRoot(DAG.getNode(ISD::VASTART, getCurDebugLoc(),
MVT::Other, getRoot(), MVT::Other, getRoot(),
getValue(I.getOperand(1)), getValue(I.getOperand(1)),
DAG.getSrcValue(I.getOperand(1))); DAG.getSrcValue(I.getOperand(1))));
DAG.setRoot(Res);
if (DisableScheduling)
DAG.AssignOrdering(Res.getNode(), SDNodeOrder);
} }
void SelectionDAGBuilder::visitVAArg(VAArgInst &I) { void SelectionDAGBuilder::visitVAArg(VAArgInst &I) {
@@ -6194,30 +6191,22 @@ void SelectionDAGBuilder::visitVAArg(VAArgInst &I) {
DAG.getSrcValue(I.getOperand(0))); DAG.getSrcValue(I.getOperand(0)));
setValue(&I, V); setValue(&I, V);
DAG.setRoot(V.getValue(1)); DAG.setRoot(V.getValue(1));
if (DisableScheduling)
DAG.AssignOrdering(V.getNode(), SDNodeOrder);
} }
void SelectionDAGBuilder::visitVAEnd(CallInst &I) { void SelectionDAGBuilder::visitVAEnd(CallInst &I) {
SDValue Res = DAG.getNode(ISD::VAEND, getCurDebugLoc(), DAG.setRoot(DAG.getNode(ISD::VAEND, getCurDebugLoc(),
MVT::Other, getRoot(), MVT::Other, getRoot(),
getValue(I.getOperand(1)), getValue(I.getOperand(1)),
DAG.getSrcValue(I.getOperand(1))); DAG.getSrcValue(I.getOperand(1))));
DAG.setRoot(Res);
if (DisableScheduling)
DAG.AssignOrdering(Res.getNode(), SDNodeOrder);
} }
void SelectionDAGBuilder::visitVACopy(CallInst &I) { void SelectionDAGBuilder::visitVACopy(CallInst &I) {
SDValue Res = DAG.getNode(ISD::VACOPY, getCurDebugLoc(), DAG.setRoot(DAG.getNode(ISD::VACOPY, getCurDebugLoc(),
MVT::Other, getRoot(), MVT::Other, getRoot(),
getValue(I.getOperand(1)), getValue(I.getOperand(1)),
getValue(I.getOperand(2)), getValue(I.getOperand(2)),
DAG.getSrcValue(I.getOperand(1)), DAG.getSrcValue(I.getOperand(1)),
DAG.getSrcValue(I.getOperand(2))); DAG.getSrcValue(I.getOperand(2))));
DAG.setRoot(Res);
if (DisableScheduling)
DAG.AssignOrdering(Res.getNode(), SDNodeOrder);
} }
/// TargetLowering::LowerCallTo - This is the default LowerCallTo /// TargetLowering::LowerCallTo - This is the default LowerCallTo