6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-10 02:36:06 +00:00
Code Issues Projects Releases Wiki Activity

support functions that return bool (this "should" work but doesn't,

Browse Source 
*maybe* due to a legalizer bug.)


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25171 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Duraid Madina 2006-01-10 05:08:25 +00:00
parent 365320e49a
commit c1d3d10249
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/Target/IA64/IA64ISelLowering.cpp
View File

@ -452,18 +452,18 @@ IA64TargetLowering::LowerCallTo(SDOperand Chain,
SDOperand RetVal;
if (RetTyVT != MVT::isVoid) {
switch (RetTyVT) {
default: assert(0 && "Unknown value type to return!");
case MVT::i1:/* { // bools are just like other integers (returned in r8)
default: // assert(0 && "Unknown value type to return!");
case MVT::i1: { // bools are just like other integers (returned in r8)
SDOperand boolInR8 = DAG.getCopyFromReg(Chain, IA64::r8, MVT::i64, InFlag);
RetVal = DAG.getTargetNode(IA64::CMPNE, MVT::i1, // FIXME: is this flagged correctly?
DAG.getRegister(IA64::r0, MVT::i64), boolInR8, Chain, InFlag);
Chain = RetVal.getValue(1);
// Add a note to keep track of whether it is sign or zero extended - TODO: bools
RetVal = DAG.getNode(RetTy->isSigned() ? ISD::AssertSext :ISD::AssertZext,
MVT::i64, RetVal, DAG.getValueType(RetTyVT));
RetVal = DAG.getNode(ISD::TRUNCATE, RetTyVT, RetVal);
InFlag = boolInR8.getValue(2);
Chain = boolInR8.getValue(1);
SDOperand zeroReg = DAG.getCopyFromReg(Chain, IA64::r0, MVT::i64, InFlag);
InFlag = zeroReg.getValue(2);
Chain = zeroReg.getValue(1);
RetVal = DAG.getNode(ISD::SETNE, MVT::i1, boolInR8, zeroReg);
break;
}*/
}
case MVT::i8:
case MVT::i16:
case MVT::i32: