mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-08 06:32:24 +00:00
R600/SI: Fix trailing comma with modifiers
Instructions with 1 operand can still use source modifiers, so make sure we don't print an extra comma afterwards. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@226226 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
c93be748d7
commit
c204f47feb
@ -737,7 +737,7 @@ class getAsm32 <int NumSrcArgs> {
|
|||||||
// Returns the assembly string for the inputs and outputs of a VOP3
|
// Returns the assembly string for the inputs and outputs of a VOP3
|
||||||
// instruction.
|
// instruction.
|
||||||
class getAsm64 <int NumSrcArgs, bit HasModifiers> {
|
class getAsm64 <int NumSrcArgs, bit HasModifiers> {
|
||||||
string src0 = "$src0_modifiers,";
|
string src0 = !if(!eq(NumSrcArgs, 1), "$src0_modifiers", "$src0_modifiers,");
|
||||||
string src1 = !if(!eq(NumSrcArgs, 1), "",
|
string src1 = !if(!eq(NumSrcArgs, 1), "",
|
||||||
!if(!eq(NumSrcArgs, 2), " $src1_modifiers",
|
!if(!eq(NumSrcArgs, 2), " $src1_modifiers",
|
||||||
" $src1_modifiers,"));
|
" $src1_modifiers,"));
|
||||||
|
@ -1,16 +1,27 @@
|
|||||||
; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck %s --check-prefix=EG --check-prefix=FUNC
|
; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck %s --check-prefix=EG --check-prefix=FUNC
|
||||||
; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck %s --check-prefix=SI --check-prefix=FUNC
|
; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck %s --check-prefix=SI --check-prefix=FUNC
|
||||||
|
|
||||||
|
declare float @llvm.fabs.f32(float) #0
|
||||||
|
|
||||||
; FUNC-LABEL: {{^}}fp_to_sint_i32:
|
; FUNC-LABEL: {{^}}fp_to_sint_i32:
|
||||||
; EG: FLT_TO_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
; EG: FLT_TO_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
||||||
; SI: v_cvt_i32_f32_e32
|
; SI: v_cvt_i32_f32_e32
|
||||||
; SI: s_endpgm
|
; SI: s_endpgm
|
||||||
define void @fp_to_sint_i32 (i32 addrspace(1)* %out, float %in) {
|
define void @fp_to_sint_i32(i32 addrspace(1)* %out, float %in) {
|
||||||
%conv = fptosi float %in to i32
|
%conv = fptosi float %in to i32
|
||||||
store i32 %conv, i32 addrspace(1)* %out
|
store i32 %conv, i32 addrspace(1)* %out
|
||||||
ret void
|
ret void
|
||||||
}
|
}
|
||||||
|
|
||||||
|
; FUNC-LABEL: {{^}}fp_to_sint_i32_fabs:
|
||||||
|
; SI: v_cvt_i32_f32_e64 v{{[0-9]+}}, |s{{[0-9]+}}|{{$}}
|
||||||
|
define void @fp_to_sint_i32_fabs(i32 addrspace(1)* %out, float %in) {
|
||||||
|
%in.fabs = call float @llvm.fabs.f32(float %in) #0
|
||||||
|
%conv = fptosi float %in.fabs to i32
|
||||||
|
store i32 %conv, i32 addrspace(1)* %out
|
||||||
|
ret void
|
||||||
|
}
|
||||||
|
|
||||||
; FUNC-LABEL: {{^}}fp_to_sint_v2i32:
|
; FUNC-LABEL: {{^}}fp_to_sint_v2i32:
|
||||||
; EG: FLT_TO_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
; EG: FLT_TO_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
||||||
; EG: FLT_TO_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
; EG: FLT_TO_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW]}}
|
||||||
@ -214,3 +225,5 @@ define void @fp_to_sint_v4i64(<4 x i64> addrspace(1)* %out, <4 x float> %x) {
|
|||||||
store <4 x i64> %conv, <4 x i64> addrspace(1)* %out
|
store <4 x i64> %conv, <4 x i64> addrspace(1)* %out
|
||||||
ret void
|
ret void
|
||||||
}
|
}
|
||||||
|
|
||||||
|
attributes #0 = { nounwind readnone }
|
||||||
|
Loading…
x
Reference in New Issue
Block a user