6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-04 05:31:51 +00:00
Code Issues Projects Releases Wiki Activity

Add the rest of the multiply instructions.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18757 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Brian Gaeke 2004-12-10 08:39:29 +00:00
parent 1f42181f99
commit c2e5f3635a
2 changed files with 16 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/Sparc/SparcInstrInfo.td
View File

@ -154,8 +154,14 @@ def SUBXCCrr: F3_1<2, 0b011100, "subxcc">;
def SUBXCCri: F3_2<2, 0b011100, "subxcc">; def SUBXCCri: F3_2<2, 0b011100, "subxcc">;
// Section B.18 - Multiply Instructions, p. 113 // Section B.18 - Multiply Instructions, p. 113
def UMULrr : F3_1<2, 0b001010, "umul">; def UMULrr : F3_1<2, 0b001010, "umul">;
def SMULrr : F3_1<2, 0b001011, "smul">; def UMULri : F3_2<2, 0b001010, "umul">;
def SMULrr : F3_1<2, 0b001011, "smul">;
def SMULri : F3_2<2, 0b001011, "smul">;
def UMULCCrr: F3_1<2, 0b011010, "umulcc">;
def UMULCCri: F3_2<2, 0b011010, "umulcc">;
def SMULCCrr: F3_1<2, 0b011011, "smulcc">;
def SMULCCri: F3_2<2, 0b011011, "smulcc">;
// Section B.19 - Divide Instructions, p. 115 // Section B.19 - Divide Instructions, p. 115
def UDIVrr : F3_1<2, 0b001110, "udiv">; def UDIVrr : F3_1<2, 0b001110, "udiv">;

10
lib/Target/SparcV8/SparcV8InstrInfo.td
View File

@ -154,8 +154,14 @@ def SUBXCCrr: F3_1<2, 0b011100, "subxcc">;
def SUBXCCri: F3_2<2, 0b011100, "subxcc">; def SUBXCCri: F3_2<2, 0b011100, "subxcc">;
// Section B.18 - Multiply Instructions, p. 113 // Section B.18 - Multiply Instructions, p. 113
def UMULrr : F3_1<2, 0b001010, "umul">; def UMULrr : F3_1<2, 0b001010, "umul">;
def SMULrr : F3_1<2, 0b001011, "smul">; def UMULri : F3_2<2, 0b001010, "umul">;
def SMULrr : F3_1<2, 0b001011, "smul">;
def SMULri : F3_2<2, 0b001011, "smul">;
def UMULCCrr: F3_1<2, 0b011010, "umulcc">;
def UMULCCri: F3_2<2, 0b011010, "umulcc">;
def SMULCCrr: F3_1<2, 0b011011, "smulcc">;
def SMULCCri: F3_2<2, 0b011011, "smulcc">;
// Section B.19 - Divide Instructions, p. 115 // Section B.19 - Divide Instructions, p. 115
def UDIVrr : F3_1<2, 0b001110, "udiv">; def UDIVrr : F3_1<2, 0b001110, "udiv">;