6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-06 23:32:27 +00:00
Code Issues Projects Releases Wiki Activity

Update comments.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26839 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-03-18 01:43:28 +00:00
parent 2246f8449f
commit c3a60c738d
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
include/llvm/CodeGen/SelectionDAGNodes.h
View File

@ -85,9 +85,10 @@ namespace ISD {
TargetConstantPool, TargetConstantPool,
TargetExternalSymbol, TargetExternalSymbol,
// Abstract version of ConstantVec with abstract Vector type. The first node // Abstract version of ConstantVec with abstract Vector type. The first N-2
// is a constant element count, the second is a value type indicating the // operands are the constants to initialize the vector, the N-2nd operand
// type of the elements. // is a constant element count, and that last operand is the value type
// indicating the type of the elements.
VConstant, VConstant,
// CopyToReg - This node has three operands: a chain, a register number to // CopyToReg - This node has three operands: a chain, a register number to
@ -157,7 +158,7 @@ namespace ISD {
// a constant element count, and a value type node indicating the type of // a constant element count, and a value type node indicating the type of
// the elements. The order is count, type, op0, op1. All vector opcodes, // the elements. The order is count, type, op0, op1. All vector opcodes,
// including VLOAD and VConstant must currently have count and type as // including VLOAD and VConstant must currently have count and type as
// their 1st and 2nd arguments. // their last two operands.
VADD, VSUB, VMUL, VSDIV, VUDIV, VADD, VSUB, VMUL, VSDIV, VUDIV,
VAND, VOR, VXOR, VAND, VOR, VXOR,