mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-02 07:17:36 +00:00
[PowerPC] Fix inline asm memory operands not to use r0
On PowerPC, inline asm memory operands might be expanded as 0($r), where $r is a register containing the address. As a result, this register cannot be r0, and we need to enforce this register subclass constraint to prevent miscompiling the code (we'd get this constraint for free with the usual instruction definitions, but that scheme has no knowledge of how we end up printing inline asm memory operands, and so here we need to do it 'by hand'). We can accomplish this within the current address-mode selection framework by introducing an explicit COPY_TO_REGCLASS node. Fixes PR21443. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223318 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -173,10 +173,20 @@ namespace {
|
||||
/// a register. The case of adding a (possibly relocatable) constant to a
|
||||
/// register can be improved, but it is wrong to substitute Reg+Reg for
|
||||
/// Reg in an asm, because the load or store opcode would have to change.
|
||||
bool SelectInlineAsmMemoryOperand(const SDValue &Op,
|
||||
bool SelectInlineAsmMemoryOperand(const SDValue &Op,
|
||||
char ConstraintCode,
|
||||
std::vector<SDValue> &OutOps) override {
|
||||
OutOps.push_back(Op);
|
||||
// We need to make sure that this one operand does not end up in r0
|
||||
// (because we might end up lowering this as 0(%op)).
|
||||
const TargetRegisterInfo *TRI = TM.getSubtargetImpl()->getRegisterInfo();
|
||||
const TargetRegisterClass *TRC = TRI->getPointerRegClass(*MF, /*Kind=*/1);
|
||||
SDValue RC = CurDAG->getTargetConstant(TRC->getID(), MVT::i32);
|
||||
SDValue NewOp =
|
||||
SDValue(CurDAG->getMachineNode(TargetOpcode::COPY_TO_REGCLASS,
|
||||
SDLoc(Op), Op.getValueType(),
|
||||
Op, RC), 0);
|
||||
|
||||
OutOps.push_back(NewOp);
|
||||
return false;
|
||||
}
|
||||
|
||||
|
||||
Reference in New Issue
Block a user