6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-02 22:23:10 +00:00
Code Issues Projects Releases Wiki Activity

[Sparc] Add trap on integer condition codes (Ticc) instructions to Sparc backend.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@202670 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Venkatraman Govindaraju
2014-03-02 23:39:07 +00:00
parent 75bff895e4
commit c594f39acb
5 changed files with 108 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/Sparc/SparcInstr64Bit.td
View File

@@ -542,6 +542,9 @@ def ATOMIC_SWAP_64 : Pseudo<(outs I64Regs:$rd),
[(set i64:$rd,
(atomic_swap_64 iPTR:$addr, i64:$rs2))]>;
let Predicates = [Is64Bit], hasSideEffects = 1, Uses = [ICC], cc = 0b10 in
defm TXCC : TRAP<"%xcc">;
// Global addresses, constant pool entries
let Predicates = [Is64Bit] in {