6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-01 00:33:09 +00:00
Code Issues Projects Releases Wiki Activity

These tests no longer require linear scan because reserved register coalescing is now universal.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128936 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2011-04-05 21:40:41 +00:00
parent cfafc54040
commit c5ddb74089
5 changed files with 14 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
test/CodeGen/ARM/2009-10-27-double-align.ll
View File

@ -1,6 +1,5 @@
; RUN: llc < %s -mtriple=arm-linux-gnueabi -regalloc=linearscan | FileCheck %s
; This test depends on linear scan's reserved register coalescing.
; RUN: llc < %s -mtriple=arm-linux-gnueabi | FileCheck %s
; RUN: llc < %s -mtriple=arm-linux-gnueabi -regalloc=basic | FileCheck %s
@.str = private constant [1 x i8] zeroinitializer, align 1

9
test/CodeGen/ARM/arm-returnaddr.ll
View File

@ -1,11 +1,10 @@
; RUN: llc < %s -mtriple=arm-apple-darwin -regalloc=linearscan | FileCheck %s
; RUN: llc < %s -mtriple=thumbv6-apple-darwin -regalloc=linearscan | FileCheck %s
; RUN: llc < %s -mtriple=arm-apple-darwin | FileCheck %s
; RUN: llc < %s -mtriple=thumbv6-apple-darwin | FileCheck %s
; RUN: llc < %s -mtriple=arm-apple-darwin -regalloc=basic | FileCheck %s
; RUN: llc < %s -mtriple=thumbv6-apple-darwin -regalloc=basic | FileCheck %s
; rdar://8015977
; rdar://8020118
; This test needs the reserved register r7 to be coalesced into the ldr.
; So far, only linear scan can do that.
define i8* @rt0(i32 %x) nounwind readnone {
entry:
; CHECK: rt0:

8
test/CodeGen/Mips/2008-08-06-Alloca.ll
View File

@ -1,9 +1,5 @@
; RUN: llc < %s -march=mips -regalloc=linearscan | grep {subu.*sp} | count 2
; This test depends on a linearscan optimization, joining copies from reserved
; registers.
; After coalescing, copies from %SP remain.
; They are handled by RALinScan::attemptTrivialCoalescing
; RUN: llc < %s -march=mips | grep {subu.*sp} | count 2
; RUN: llc < %s -march=mips -regalloc=basic | grep {subu.*sp} | count 2
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64"
target triple = "mipsallegrexel-unknown-psp-elf"

3
test/CodeGen/PowerPC/2010-05-03-retaddr1.ll
View File

@ -1,4 +1,5 @@
; RUN: llc < %s -march=ppc32 -mtriple=powerpc-apple-darwin -mcpu=g5 -regalloc=linearscan | FileCheck %s
; RUN: llc < %s -march=ppc32 -mtriple=powerpc-apple-darwin -mcpu=g5 | FileCheck %s
; RUN: llc < %s -march=ppc32 -mtriple=powerpc-apple-darwin -mcpu=g5 -regalloc=basic | FileCheck %s
declare i8* @llvm.frameaddress(i32) nounwind readnone

8
test/CodeGen/SPARC/2011-01-11-FrameAddr.ll
View File

@ -1,7 +1,7 @@
;RUN: llc -march=sparc -regalloc=linearscan < %s | FileCheck %s -check-prefix=V8
;RUN: llc -march=sparc -regalloc=linearscan -mattr=v9 < %s | FileCheck %s -check-prefix=V9
; These tests depend on linear scan's trivial coalescer for reserved registers.
;RUN: llc -march=sparc < %s | FileCheck %s -check-prefix=V8
;RUN: llc -march=sparc -mattr=v9 < %s | FileCheck %s -check-prefix=V9
;RUN: llc -march=sparc -regalloc=basic < %s | FileCheck %s -check-prefix=V8
;RUN: llc -march=sparc -regalloc=basic -mattr=v9 < %s | FileCheck %s -check-prefix=V9
define i8* @frameaddr() nounwind readnone {
entry: