6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Add fabs

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@76023 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov
2009-07-16 14:21:27 +00:00
parent f1e82ce480
commit c79465df08
1 changed files with 9 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
lib/Target/SystemZ/SystemZInstrFP.td
View File

@@ -67,6 +67,15 @@ def FNEG64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src),
"lcdbr\t{$dst}", "lcdbr\t{$dst}",
[(set FP64:$dst, (fneg FP64:$src))]>; [(set FP64:$dst, (fneg FP64:$src))]>;
// FIXME: Add peephole for fneg(fabs) => load negative
def FABS32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src),
"lpebr\t{$dst}",
[(set FP32:$dst, (fabs FP32:$src))]>;
def FABS64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src),
"lpdbr\t{$dst}",
[(set FP64:$dst, (fabs FP64:$src))]>;
let isCommutable = 1 in { // X = ADD Y, Z == X = ADD Z, Y let isCommutable = 1 in { // X = ADD Y, Z == X = ADD Z, Y
def FADD32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src1, FP32:$src2), def FADD32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src1, FP32:$src2),
"aebr\t{$dst, $src2}", "aebr\t{$dst, $src2}",