6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-04 19:17:12 +00:00
Code Issues Projects Releases Wiki Activity

Fix a comment.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@64328 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman
2009-02-11 21:32:08 +00:00
parent c8db34cb07
commit c7fa16f782
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
View File

@@ -1252,8 +1252,8 @@ void RegReductionPriorityQueue<SF>::AddPseudoTwoAddrDeps() {
if (canClobberPhysRegDefs(SuccSU, SU, TII, TRI)) if (canClobberPhysRegDefs(SuccSU, SU, TII, TRI))
continue; continue;
} }
// Don't constraint extract_subreg / insert_subreg these may be // Don't constrain extract_subreg / insert_subreg; these may be
// coalesced away. We don't them close to their uses. // coalesced away. We want them close to their uses.
unsigned SuccOpc = SuccSU->getNode()->getMachineOpcode(); unsigned SuccOpc = SuccSU->getNode()->getMachineOpcode();
if (SuccOpc == TargetInstrInfo::EXTRACT_SUBREG || if (SuccOpc == TargetInstrInfo::EXTRACT_SUBREG ||
SuccOpc == TargetInstrInfo::INSERT_SUBREG) SuccOpc == TargetInstrInfo::INSERT_SUBREG)