6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-18 13:34:04 +00:00
Code Issues Projects Releases Wiki Activity

Spelling!

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@159936 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Richard Barton 2012-07-09 16:14:28 +00:00
parent 2b6652fb10
commit c985e6ece6
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/AsmParser/ARMAsmParser.cpp
View File

@ -7294,7 +7294,7 @@ processInstruction(MCInst &Inst,
case ARM::t2RORrr: case ARM::t2RORrr:
case ARM::t2BICrr: case ARM::t2BICrr:
{ {
// Assemblers should use the narrow encodings of these instructions when permissable. // Assemblers should use the narrow encodings of these instructions when permissible.
if ((isARMLowRegister(Inst.getOperand(1).getReg()) && if ((isARMLowRegister(Inst.getOperand(1).getReg()) &&
isARMLowRegister(Inst.getOperand(2).getReg())) && isARMLowRegister(Inst.getOperand(2).getReg())) &&
Inst.getOperand(0).getReg() == Inst.getOperand(1).getReg() && Inst.getOperand(0).getReg() == Inst.getOperand(1).getReg() &&
@ -7330,7 +7330,7 @@ processInstruction(MCInst &Inst,
case ARM::t2ADCrr: case ARM::t2ADCrr:
case ARM::t2ORRrr: case ARM::t2ORRrr:
{ {
// Assemblers should use the narrow encodings of these instructions when permissable. // Assemblers should use the narrow encodings of these instructions when permissible.
// These instructions are special in that they are commutable, so shorter encodings // These instructions are special in that they are commutable, so shorter encodings
// are available more often. // are available more often.
if ((isARMLowRegister(Inst.getOperand(1).getReg()) && if ((isARMLowRegister(Inst.getOperand(1).getReg()) &&