6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-25 16:30:05 +00:00
Code Issues Projects Releases Wiki Activity

Revert r232374: [hexagon] Distinguish the 'o', 'v', and 'm' inline assembly memory constraints.

Browse Source 
2007-12-17-InvokeAsm.ll fails on the buildbot but not on my own system. Will investigate.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@232376 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Sanders 2015-03-16 14:21:22 +00:00
parent 6fcd5b90ab
commit d57194fe94
3 changed files with 7 additions and 10 deletions

4
include/llvm/IR/InlineAsm.h

@ -240,8 +240,8 @@ public:
// constraint codes for all targets.
Constraint_Unknown = 0,
Constraint_m,
Constraint_o,
Constraint_v,
Constraint_o, // Unused at the moment since Constraint_m is always used.
Constraint_v, // Unused at the moment since Constraint_m is always used.
Constraints_Max = Constraint_v,
Constraints_ShiftAmount = 16,

6
lib/Target/Hexagon/HexagonISelDAGToDAG.cpp

@ -1108,11 +1108,11 @@ SelectInlineAsmMemoryOperand(const SDValue &Op, unsigned ConstraintID,
SDValue Inp = Op, Res;
switch (ConstraintID) {
case InlineAsm::Constraint_o: // Offsetable.
case InlineAsm::Constraint_v: // Not offsetable.
default:
return true;
case InlineAsm::Constraint_o: // Offsetable.
case InlineAsm::Constraint_v: // Not offsetable.
case InlineAsm::Constraint_m: // Memory.
case InlineAsm::Constraint_m: // Memory.
if (SelectAddrFI(Inp, Res))
OutOps.push_back(Res);
else

7
lib/Target/Hexagon/HexagonISelLowering.h

@ -185,11 +185,8 @@ bool isPositiveHalfWord(SDNode *N);
unsigned getInlineAsmMemConstraint(
const std::string &ConstraintCode) const override {
if (ConstraintCode == "o")
return InlineAsm::Constraint_o;
else if (ConstraintCode == "v")
return InlineAsm::Constraint_v;
return TargetLowering::getInlineAsmMemConstraint(ConstraintCode);
// FIXME: Map different constraints differently.
return InlineAsm::Constraint_m;
}
// Intrinsics