mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-06-23 17:24:48 +00:00
Switch the MachineOperand accessors back to the short names like
isReg, etc., from isRegister, etc. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@57006 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@ -544,13 +544,13 @@ static bool isMemoryOp(MachineInstr *MI) {
|
||||
default: break;
|
||||
case ARM::LDR:
|
||||
case ARM::STR:
|
||||
return MI->getOperand(1).isRegister() && MI->getOperand(2).getReg() == 0;
|
||||
return MI->getOperand(1).isReg() && MI->getOperand(2).getReg() == 0;
|
||||
case ARM::FLDS:
|
||||
case ARM::FSTS:
|
||||
return MI->getOperand(1).isRegister();
|
||||
return MI->getOperand(1).isReg();
|
||||
case ARM::FLDD:
|
||||
case ARM::FSTD:
|
||||
return MI->getOperand(1).isRegister();
|
||||
return MI->getOperand(1).isReg();
|
||||
}
|
||||
return false;
|
||||
}
|
||||
|
Reference in New Issue
Block a user