mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-08 06:32:24 +00:00
Fill in the default predication bits for ARM unconditional branch.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118907 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
4252ffdef6
commit
d75c3f136b
@ -1381,6 +1381,7 @@ let isBranch = 1, isTerminator = 1 in {
|
||||
def B : ABXI<0b1010, (outs), (ins brtarget:$target), IIC_Br,
|
||||
"b\t$target", [(br bb:$target)]> {
|
||||
bits<24> target;
|
||||
let Inst{31-28} = 0b1110;
|
||||
let Inst{23-0} = target;
|
||||
}
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user