6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Fix invalid NEON MAC itins on A8

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@100659 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov
2010-04-07 18:20:53 +00:00
parent dc0bab70cf
commit d76da03e91
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/ARM/ARMScheduleV7.td
View File

@@ -551,21 +551,21 @@ def CortexA8Itineraries : ProcessorItineraries<[
// //
// Double-register Integer Multiply-Accumulate (.8, .16) // Double-register Integer Multiply-Accumulate (.8, .16)
InstrItinData<IIC_VMACi16D, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>, InstrItinData<IIC_VMACi16D, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>,
InstrStage<1, [FU_NPipe]>], [6, 2, 2, 3]>, InstrStage<1, [FU_NPipe]>], [6, 3, 2, 2]>,
// //
// Double-register Integer Multiply-Accumulate (.32) // Double-register Integer Multiply-Accumulate (.32)
InstrItinData<IIC_VMACi32D, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>, InstrItinData<IIC_VMACi32D, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>,
InstrStage<2, [FU_NPipe]>], [7, 2, 1, 3]>, InstrStage<2, [FU_NPipe]>], [7, 3, 2, 1]>,
// //
// Quad-register Integer Multiply-Accumulate (.8, .16) // Quad-register Integer Multiply-Accumulate (.8, .16)
InstrItinData<IIC_VMACi16Q, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>, InstrItinData<IIC_VMACi16Q, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>,
InstrStage<2, [FU_NPipe]>], [7, 2, 2, 3]>, InstrStage<2, [FU_NPipe]>], [7, 3, 2, 2]>,
// //
// Quad-register Integer Multiply-Accumulate (.32) // Quad-register Integer Multiply-Accumulate (.32)
InstrItinData<IIC_VMACi32Q, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>, InstrItinData<IIC_VMACi32Q, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>,
InstrStage<1, [FU_NPipe]>, InstrStage<1, [FU_NPipe]>,
InstrStage<2, [FU_NLSPipe], 0>, InstrStage<2, [FU_NLSPipe], 0>,
InstrStage<3, [FU_NPipe]>], [9, 2, 1, 3]>, InstrStage<3, [FU_NPipe]>], [9, 3, 2, 1]>,
// //
// Double-register VEXT // Double-register VEXT
InstrItinData<IIC_VEXTD, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>, InstrItinData<IIC_VEXTD, [InstrStage<1, [FU_Pipe0, FU_Pipe1]>,