6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-10 20:33:15 +00:00
Code Issues Projects Releases Wiki Activity

Remove some obsolete PowerPC/README entries

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@178657 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Hal Finkel 2013-04-03 14:25:55 +00:00
parent 6b9d52eefd
commit d8f8f58476
1 changed files with 0 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/Target/PowerPC/README.txt
View File

@ -203,12 +203,6 @@ http://gcc.gnu.org/ml/gcc-patches/2006-02/msg00133.html
===-------------------------------------------------------------------------===
Implement Newton-Rhapson method for improving estimate instructions to the
correct accuracy, and implementing divide as multiply by reciprocal when it has
more than one use. Itanium would want this too.
===-------------------------------------------------------------------------===
Compile offsets from allocas:
int *%test() {
@ -535,20 +529,6 @@ void func(unsigned int *ret, float dx, float dy, float dz, float dw) {
===-------------------------------------------------------------------------===
Complete the signed i32 to FP conversion code using 64-bit registers
transformation, good for PI. See PPCISelLowering.cpp, this comment:
// FIXME: disable this lowered code. This generates 64-bit register values,
// and we don't model the fact that the top part is clobbered by calls. We
// need to flag these together so that the value isn't live across a call.
//setOperationAction(ISD::SINT_TO_FP, MVT::i32, Custom);
Also, if the registers are spilled to the stack, we have to ensure that all
64-bits of them are save/restored, otherwise we will miscompile the code. It
sounds like we need to get the 64-bit register classes going.
===-------------------------------------------------------------------------===
%struct.B = type { i8, [3 x i8] }
define void @bar(%struct.B* %b) {