mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-02 07:17:36 +00:00
Add IIC_ prefix to PPC instruction-class names
This adds the IIC_ prefix to the instruction itinerary class names, giving the PPC backend a naming convention for itinerary classes that is more consistent with that used by the X86 and ARM backends. Instruction scheduling in the PPC backend needs a bunch of cleanup and improvement (especially for the ooo cores). This is just a preliminary step. No functionality change intended. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@195890 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Hal Finkel
@@ -16,73 +16,73 @@ def IU4 : FuncUnit; // integer unit 4 (7450 simple)
|
||||
|
||||
def G4PlusItineraries : ProcessorItineraries<
|
||||
[IU1, IU2, IU3, IU4, BPU, SLU, FPU1, VFPU, VIU1, VIU2, VPU], [], [
|
||||
InstrItinData<IntSimple , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IntGeneral , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IntCompare , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IntDivW , [InstrStage<23, [IU2]>]>,
|
||||
InstrItinData<IntMFFS , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<IntMFVSCR , [InstrStage<2, [VFPU]>]>,
|
||||
InstrItinData<IntMTFSB0 , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<IntMulHW , [InstrStage<4, [IU2]>]>,
|
||||
InstrItinData<IntMulHWU , [InstrStage<4, [IU2]>]>,
|
||||
InstrItinData<IntMulLI , [InstrStage<3, [IU2]>]>,
|
||||
InstrItinData<IntRotate , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IntShift , [InstrStage<2, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IntTrapW , [InstrStage<2, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<BrB , [InstrStage<1, [BPU]>]>,
|
||||
InstrItinData<BrCR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<BrMCR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<BrMCRX , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<LdStDCBF , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStDCBI , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStLoad , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStLoadUpd , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStStore , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStStoreUpd, [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStDSS , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStICBI , [InstrStage<3, [IU2]>]>,
|
||||
InstrItinData<LdStSTFD , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStSTFDU , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStLFD , [InstrStage<4, [SLU]>]>,
|
||||
InstrItinData<LdStLFDU , [InstrStage<4, [SLU]>]>,
|
||||
InstrItinData<LdStLHA , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStLHAU , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStLMW , [InstrStage<37, [SLU]>]>,
|
||||
InstrItinData<LdStLVecX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStLWA , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStLWARX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStSTD , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStSTDCX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStSTDU , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStSTVEBX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStSTWCX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<LdStSync , [InstrStage<35, [SLU]>]>,
|
||||
InstrItinData<SprISYNC , [InstrStage<0, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<SprMFSR , [InstrStage<4, [IU2]>]>,
|
||||
InstrItinData<SprMTMSR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<SprMTSR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<SprTLBSYNC , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<SprMFCR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<SprMFMSR , [InstrStage<3, [IU2]>]>,
|
||||
InstrItinData<SprMFSPR , [InstrStage<4, [IU2]>]>,
|
||||
InstrItinData<SprMFTB , [InstrStage<5, [IU2]>]>,
|
||||
InstrItinData<SprMTSPR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<SprMTSRIN , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<SprRFI , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<SprSC , [InstrStage<0, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<FPGeneral , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<FPAddSub , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<FPCompare , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<FPDivD , [InstrStage<35, [FPU1]>]>,
|
||||
InstrItinData<FPDivS , [InstrStage<21, [FPU1]>]>,
|
||||
InstrItinData<FPFused , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<FPRes , [InstrStage<14, [FPU1]>]>,
|
||||
InstrItinData<VecGeneral , [InstrStage<1, [VIU1]>]>,
|
||||
InstrItinData<VecFP , [InstrStage<4, [VFPU]>]>,
|
||||
InstrItinData<VecFPCompare, [InstrStage<2, [VFPU]>]>,
|
||||
InstrItinData<VecComplex , [InstrStage<4, [VIU2]>]>,
|
||||
InstrItinData<VecPerm , [InstrStage<2, [VPU]>]>,
|
||||
InstrItinData<VecFPRound , [InstrStage<4, [VIU1]>]>,
|
||||
InstrItinData<VecVSL , [InstrStage<2, [VPU]>]>,
|
||||
InstrItinData<VecVSR , [InstrStage<2, [VPU]>]>
|
||||
InstrItinData<IIC_IntSimple , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_IntGeneral , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_IntCompare , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_IntDivW , [InstrStage<23, [IU2]>]>,
|
||||
InstrItinData<IIC_IntMFFS , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<IIC_IntMFVSCR , [InstrStage<2, [VFPU]>]>,
|
||||
InstrItinData<IIC_IntMTFSB0 , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<IIC_IntMulHW , [InstrStage<4, [IU2]>]>,
|
||||
InstrItinData<IIC_IntMulHWU , [InstrStage<4, [IU2]>]>,
|
||||
InstrItinData<IIC_IntMulLI , [InstrStage<3, [IU2]>]>,
|
||||
InstrItinData<IIC_IntRotate , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_IntShift , [InstrStage<2, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_IntTrapW , [InstrStage<2, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_BrB , [InstrStage<1, [BPU]>]>,
|
||||
InstrItinData<IIC_BrCR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<IIC_BrMCR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<IIC_BrMCRX , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<IIC_LdStDCBF , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStDCBI , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLoad , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLoadUpd , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStStore , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStStoreUpd, [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStDSS , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStICBI , [InstrStage<3, [IU2]>]>,
|
||||
InstrItinData<IIC_LdStSTFD , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStSTFDU , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLFD , [InstrStage<4, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLFDU , [InstrStage<4, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLHA , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLHAU , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLMW , [InstrStage<37, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLVecX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLWA , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStLWARX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStSTD , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStSTDCX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStSTDU , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStSTVEBX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStSTWCX , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_LdStSync , [InstrStage<35, [SLU]>]>,
|
||||
InstrItinData<IIC_SprISYNC , [InstrStage<0, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_SprMFSR , [InstrStage<4, [IU2]>]>,
|
||||
InstrItinData<IIC_SprMTMSR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<IIC_SprMTSR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<IIC_SprTLBSYNC , [InstrStage<3, [SLU]>]>,
|
||||
InstrItinData<IIC_SprMFCR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<IIC_SprMFMSR , [InstrStage<3, [IU2]>]>,
|
||||
InstrItinData<IIC_SprMFSPR , [InstrStage<4, [IU2]>]>,
|
||||
InstrItinData<IIC_SprMFTB , [InstrStage<5, [IU2]>]>,
|
||||
InstrItinData<IIC_SprMTSPR , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<IIC_SprMTSRIN , [InstrStage<2, [IU2]>]>,
|
||||
InstrItinData<IIC_SprRFI , [InstrStage<1, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_SprSC , [InstrStage<0, [IU1, IU2, IU3, IU4]>]>,
|
||||
InstrItinData<IIC_FPGeneral , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<IIC_FPAddSub , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<IIC_FPCompare , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<IIC_FPDivD , [InstrStage<35, [FPU1]>]>,
|
||||
InstrItinData<IIC_FPDivS , [InstrStage<21, [FPU1]>]>,
|
||||
InstrItinData<IIC_FPFused , [InstrStage<5, [FPU1]>]>,
|
||||
InstrItinData<IIC_FPRes , [InstrStage<14, [FPU1]>]>,
|
||||
InstrItinData<IIC_VecGeneral , [InstrStage<1, [VIU1]>]>,
|
||||
InstrItinData<IIC_VecFP , [InstrStage<4, [VFPU]>]>,
|
||||
InstrItinData<IIC_VecFPCompare, [InstrStage<2, [VFPU]>]>,
|
||||
InstrItinData<IIC_VecComplex , [InstrStage<4, [VIU2]>]>,
|
||||
InstrItinData<IIC_VecPerm , [InstrStage<2, [VPU]>]>,
|
||||
InstrItinData<IIC_VecFPRound , [InstrStage<4, [VIU1]>]>,
|
||||
InstrItinData<IIC_VecVSL , [InstrStage<2, [VPU]>]>,
|
||||
InstrItinData<IIC_VecVSR , [InstrStage<2, [VPU]>]>
|
||||
]>;
|
||||
|
||||
Reference in New Issue
Block a user