6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-04 05:31:06 +00:00
Code Issues Projects Releases Wiki Activity

Fix a few typos

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@193723 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matt Arsenault 2013-10-30 23:43:29 +00:00
parent 4f17f88071
commit dbd936f6cc
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
lib/Target/R600/R600ISelLowering.cpp
View File

@ -1253,13 +1253,13 @@ SDValue R600TargetLowering::LowerLOAD(SDValue Op, SelectionDAG &DAG) const
return DAG.getMergeValues(MergedValues, 2, DL); return DAG.getMergeValues(MergedValues, 2, DL);
} }
// For most operations returning SDValue() will result int he node being // For most operations returning SDValue() will result in the node being
// expanded by the DAG Legalizer. This is not the case for ISD::LOAD, so // expanded by the DAG Legalizer. This is not the case for ISD::LOAD, so we
// we need to manually expand loads that may be legal in some address spaces // need to manually expand loads that may be legal in some address spaces and
// and illegal in others. SEXT loads from CONSTANT_BUFFER_0 are supported // illegal in others. SEXT loads from CONSTANT_BUFFER_0 are supported for
// for compute shaders, since the data is sign extended when it is uploaded // compute shaders, since the data is sign extended when it is uploaded to the
// to the buffer. Howerver SEXT loads from other addresspaces are not // buffer. However SEXT loads from other address spaces are not supported, so
// supported, so we need to expand them here. // we need to expand them here.
if (LoadNode->getExtensionType() == ISD::SEXTLOAD) { if (LoadNode->getExtensionType() == ISD::SEXTLOAD) {
EVT MemVT = LoadNode->getMemoryVT(); EVT MemVT = LoadNode->getMemoryVT();
assert(!MemVT.isVector() && (MemVT == MVT::i16 || MemVT == MVT::i8)); assert(!MemVT.isVector() && (MemVT == MVT::i16 || MemVT == MVT::i8));