6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-13 22:24:07 +00:00
Code Issues Projects Releases Wiki Activity

Change getSubReg semantics. It now returns zero if the specified register doesn't have a subreg of the specified index.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@56099 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
2008-09-11 06:25:25 +00:00
parent 3885578a36
commit dd595c5998
2 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
include/llvm/Target/TargetRegisterInfo.h
View File

@ -457,7 +457,8 @@ public:
virtual BitVector getReservedRegs(const MachineFunction &MF) const = 0; virtual BitVector getReservedRegs(const MachineFunction &MF) const = 0;
/// getSubReg - Returns the physical register number of sub-register "Index" /// getSubReg - Returns the physical register number of sub-register "Index"
/// for physical register RegNo. /// for physical register RegNo. Return zero if the sub-register does not
/// exist.
virtual unsigned getSubReg(unsigned RegNo, unsigned Index) const = 0; virtual unsigned getSubReg(unsigned RegNo, unsigned Index) const = 0;
//===--------------------------------------------------------------------===// //===--------------------------------------------------------------------===//

4
utils/TableGen/RegisterInfoEmitter.cpp
View File

@ -655,12 +655,12 @@ void RegisterInfoEmitter::run(std::ostream &OS) {
OS << "unsigned " << ClassName OS << "unsigned " << ClassName
<< "::getSubReg(unsigned RegNo, unsigned Index) const {\n" << "::getSubReg(unsigned RegNo, unsigned Index) const {\n"
<< " switch (RegNo) {\n" << " switch (RegNo) {\n"
<< " default: abort(); break;\n"; << " default:\n return 0;\n";
for (std::map<Record*, std::vector<std::pair<int, Record*> > >::iterator for (std::map<Record*, std::vector<std::pair<int, Record*> > >::iterator
I = SubRegVectors.begin(), E = SubRegVectors.end(); I != E; ++I) { I = SubRegVectors.begin(), E = SubRegVectors.end(); I != E; ++I) {
OS << " case " << getQualifiedName(I->first) << ":\n"; OS << " case " << getQualifiedName(I->first) << ":\n";
OS << " switch (Index) {\n"; OS << " switch (Index) {\n";
OS << " default: abort(); break;\n"; OS << " default:\n return 0;\n";
for (unsigned i = 0, e = I->second.size(); i != e; ++i) for (unsigned i = 0, e = I->second.size(); i != e; ++i)
OS << " case " << (I->second)[i].first << ": return " OS << " case " << (I->second)[i].first << ": return "
<< getQualifiedName((I->second)[i].second) << ";\n"; << getQualifiedName((I->second)[i].second) << ";\n";