mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-16 14:31:59 +00:00
Optimize generated code for integer materialization a bit.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118192 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
c0b14a250b
commit
e5b13cfdd0
@ -434,6 +434,19 @@ unsigned ARMFastISel::ARMMaterializeInt(const Constant *C, EVT VT) {
|
|||||||
// For now 32-bit only.
|
// For now 32-bit only.
|
||||||
if (VT != MVT::i32) return false;
|
if (VT != MVT::i32) return false;
|
||||||
|
|
||||||
|
unsigned DestReg = createResultReg(TLI.getRegClassFor(VT));
|
||||||
|
|
||||||
|
// If we can do this in a single instruction without a constant pool entry
|
||||||
|
// do so now.
|
||||||
|
const ConstantInt *CI = cast<ConstantInt>(C);
|
||||||
|
if (isUInt<16>(CI->getSExtValue())) {
|
||||||
|
unsigned Opc = isThumb ? ARM::t2MOVi16 : ARM::MOVi16;
|
||||||
|
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
||||||
|
TII.get(Opc), DestReg)
|
||||||
|
.addImm(CI->getSExtValue()));
|
||||||
|
return DestReg;
|
||||||
|
}
|
||||||
|
|
||||||
// MachineConstantPool wants an explicit alignment.
|
// MachineConstantPool wants an explicit alignment.
|
||||||
unsigned Align = TD.getPrefTypeAlignment(C->getType());
|
unsigned Align = TD.getPrefTypeAlignment(C->getType());
|
||||||
if (Align == 0) {
|
if (Align == 0) {
|
||||||
@ -441,7 +454,6 @@ unsigned ARMFastISel::ARMMaterializeInt(const Constant *C, EVT VT) {
|
|||||||
Align = TD.getTypeAllocSize(C->getType());
|
Align = TD.getTypeAllocSize(C->getType());
|
||||||
}
|
}
|
||||||
unsigned Idx = MCP.getConstantPoolIndex(C, Align);
|
unsigned Idx = MCP.getConstantPoolIndex(C, Align);
|
||||||
unsigned DestReg = createResultReg(TLI.getRegClassFor(VT));
|
|
||||||
|
|
||||||
if (isThumb)
|
if (isThumb)
|
||||||
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
||||||
|
Loading…
x
Reference in New Issue
Block a user