mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-01 00:33:09 +00:00
Fix typo. Change %cl to CL in Intel pattern.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186815 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1011c13f15
commit
e64863c8b5
@ -537,7 +537,7 @@ def ROL32mCL : I<0xD3, MRM0m, (outs), (ins i32mem:$dst),
|
||||
[(store (rotl (loadi32 addr:$dst), CL), addr:$dst)],
|
||||
IIC_SR>;
|
||||
def ROL64mCL : RI<0xD3, MRM0m, (outs), (ins i64mem:$dst),
|
||||
"rol{q}\t{%cl, $dst|$dst, %cl}",
|
||||
"rol{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotl (loadi64 addr:$dst), CL), addr:$dst)],
|
||||
IIC_SR>;
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user