6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-25 16:24:23 +00:00
Code Issues Projects Releases Wiki Activity

Use distinct names for the three types of SetMachineOperand to

Browse Source 
avoid painful overloading problems and errors.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1893 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Vikram S. Adve
2002-03-18 03:09:15 +00:00
parent e6d2c41d4c
commit e76af29edc
1 changed files with 39 additions and 35 deletions
Download Patch File Download Diff File Expand all files Collapse all files

74
lib/Target/SparcV9/SparcV9InstrInfo.cpp
View File

@ -37,16 +37,16 @@ CreateIntSetInstruction(int64_t C, Value* dest,
tempVec.push_back(tmpReg); tempVec.push_back(tmpReg);
minstr = new MachineInstr(SETX); minstr = new MachineInstr(SETX);
minstr->SetMachineOperand(0, MachineOperand::MO_SignExtendedImmed, C); minstr->SetMachineOperandConst(0, MachineOperand::MO_SignExtendedImmed, C);
minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister, tmpReg, minstr->SetMachineOperandVal(1, MachineOperand::MO_VirtualRegister, tmpReg,
/*isdef*/ true); /*isdef*/ true);
minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,dest); minstr->SetMachineOperandVal(2, MachineOperand::MO_VirtualRegister,dest);
} }
else else
{ {
minstr = new MachineInstr(SETSW); minstr = new MachineInstr(SETSW);
minstr->SetMachineOperand(0, MachineOperand::MO_SignExtendedImmed, C); minstr->SetMachineOperandConst(0, MachineOperand::MO_SignExtendedImmed, C);
minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister, dest); minstr->SetMachineOperandVal(1, MachineOperand::MO_VirtualRegister, dest);
} }
return minstr; return minstr;
@ -63,16 +63,16 @@ CreateUIntSetInstruction(uint64_t C, Value* dest,
tempVec.push_back(tmpReg); tempVec.push_back(tmpReg);
minstr = new MachineInstr(SETX); minstr = new MachineInstr(SETX);
minstr->SetMachineOperand(0, MachineOperand::MO_SignExtendedImmed, C); minstr->SetMachineOperandConst(0, MachineOperand::MO_SignExtendedImmed, C);
minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister, tmpReg, minstr->SetMachineOperandVal(1, MachineOperand::MO_VirtualRegister, tmpReg,
/*isdef*/ true); /*isdef*/ true);
minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,dest); minstr->SetMachineOperandVal(2, MachineOperand::MO_VirtualRegister,dest);
} }
else else
{ {
minstr = new MachineInstr(SETUW); minstr = new MachineInstr(SETUW);
minstr->SetMachineOperand(0, MachineOperand::MO_UnextendedImmed, C); minstr->SetMachineOperandConst(0, MachineOperand::MO_UnextendedImmed, C);
minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister, dest); minstr->SetMachineOperandVal(1, MachineOperand::MO_VirtualRegister, dest);
} }
return minstr; return minstr;
@ -98,7 +98,7 @@ UltraSparcInstrInfo::UltraSparcInstrInfo(const TargetMachine& tgt)
{ {
} }
//
// Create an instruction sequence to put the constant `val' into // Create an instruction sequence to put the constant `val' into
// the virtual register `dest'. `val' may be a Constant or a // the virtual register `dest'. `val' may be a Constant or a
// GlobalValue, viz., the constant address of a global variable or function. // GlobalValue, viz., the constant address of a global variable or function.
@ -106,10 +106,11 @@ UltraSparcInstrInfo::UltraSparcInstrInfo(const TargetMachine& tgt)
// Any temp. registers (TmpInstruction) created are returned in `tempVec'. // Any temp. registers (TmpInstruction) created are returned in `tempVec'.
// //
void void
UltraSparcInstrInfo::CreateCodeToLoadConst(Value* val, UltraSparcInstrInfo::CreateCodeToLoadConst(Method* method,
Instruction* dest, Value* val,
std::vector<MachineInstr*>& minstrVec, Instruction* dest,
std::vector<TmpInstruction*>& tempVec) const std::vector<MachineInstr*>& minstrVec,
std::vector<TmpInstruction*>& tempVec) const
{ {
MachineInstr* minstr; MachineInstr* minstr;
@ -165,22 +166,25 @@ UltraSparcInstrInfo::CreateCodeToLoadConst(Value* val,
addrVal = dest; addrVal = dest;
minstr = new MachineInstr(SETX); minstr = new MachineInstr(SETX);
minstr->SetMachineOperand(0, MachineOperand::MO_PCRelativeDisp, val); minstr->SetMachineOperandVal(0, MachineOperand::MO_PCRelativeDisp, val);
minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister, tmpReg, minstr->SetMachineOperandVal(1, MachineOperand::MO_VirtualRegister, tmpReg,
/*isdef*/ true); /*isdef*/ true);
minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,addrVal); minstr->SetMachineOperandVal(2, MachineOperand::MO_VirtualRegister,addrVal);
minstrVec.push_back(minstr); minstrVec.push_back(minstr);
if (isa<Constant>(val)) if (isa<Constant>(val))
{ {
// addrVal->addMachineInstruction(minstr); // Make sure constant is emitted to constant pool in assembly code.
MachineCodeForMethod& mcinfo = MachineCodeForMethod::get(method);
mcinfo.addToConstantPool(cast<Constant>(val));
// Generate the load instruction
minstr = new MachineInstr(ChooseLoadInstruction(val->getType())); minstr = new MachineInstr(ChooseLoadInstruction(val->getType()));
minstr->SetMachineOperand(0, MachineOperand::MO_VirtualRegister, minstr->SetMachineOperandVal(0, MachineOperand::MO_VirtualRegister,
addrVal); addrVal);
minstr->SetMachineOperand(1, MachineOperand::MO_SignExtendedImmed, minstr->SetMachineOperandConst(1, MachineOperand::MO_SignExtendedImmed,
zeroOffset); zeroOffset);
minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister, minstr->SetMachineOperandVal(2, MachineOperand::MO_VirtualRegister,
dest); dest);
minstrVec.push_back(minstr); minstrVec.push_back(minstr);
} }
@ -219,17 +223,17 @@ UltraSparcInstrInfo::CreateCodeToCopyIntToFloat(Method* method,
Type* tmpType = (dest->getType() == Type::FloatTy)? Type::IntTy Type* tmpType = (dest->getType() == Type::FloatTy)? Type::IntTy
: Type::LongTy; : Type::LongTy;
MachineInstr* store = new MachineInstr(ChooseStoreInstruction(tmpType)); MachineInstr* store = new MachineInstr(ChooseStoreInstruction(tmpType));
store->SetMachineOperand(0, MachineOperand::MO_VirtualRegister, val); store->SetMachineOperandVal(0, MachineOperand::MO_VirtualRegister, val);
store->SetMachineOperand(1, target.getRegInfo().getFramePointer()); store->SetMachineOperandReg(1, target.getRegInfo().getFramePointer());
store->SetMachineOperand(2, MachineOperand::MO_SignExtendedImmed, offset); store->SetMachineOperandConst(2, MachineOperand::MO_SignExtendedImmed, offset);
minstrVec.push_back(store); minstrVec.push_back(store);
// Load instruction loads [%fp+offset] to `dest'. // Load instruction loads [%fp+offset] to `dest'.
// //
MachineInstr* load =new MachineInstr(ChooseLoadInstruction(dest->getType())); MachineInstr* load =new MachineInstr(ChooseLoadInstruction(dest->getType()));
load->SetMachineOperand(0, target.getRegInfo().getFramePointer()); load->SetMachineOperandReg(0, target.getRegInfo().getFramePointer());
load->SetMachineOperand(1, MachineOperand::MO_SignExtendedImmed, offset); load->SetMachineOperandConst(1, MachineOperand::MO_SignExtendedImmed,offset);
load->SetMachineOperand(2, MachineOperand::MO_VirtualRegister, dest); load->SetMachineOperandVal(2, MachineOperand::MO_VirtualRegister, dest);
minstrVec.push_back(load); minstrVec.push_back(load);
} }
@ -262,16 +266,16 @@ UltraSparcInstrInfo::CreateCodeToCopyFloatToInt(Method* method,
Type* tmpType = (val->getType() == Type::FloatTy)? Type::IntTy Type* tmpType = (val->getType() == Type::FloatTy)? Type::IntTy
: Type::LongTy; : Type::LongTy;
MachineInstr* store=new MachineInstr(ChooseStoreInstruction(val->getType())); MachineInstr* store=new MachineInstr(ChooseStoreInstruction(val->getType()));
store->SetMachineOperand(0, MachineOperand::MO_VirtualRegister, val); store->SetMachineOperandVal(0, MachineOperand::MO_VirtualRegister, val);
store->SetMachineOperand(1, target.getRegInfo().getFramePointer()); store->SetMachineOperandReg(1, target.getRegInfo().getFramePointer());
store->SetMachineOperand(2, MachineOperand::MO_SignExtendedImmed, offset); store->SetMachineOperandConst(2,MachineOperand::MO_SignExtendedImmed,offset);
minstrVec.push_back(store); minstrVec.push_back(store);
// Load instruction loads [%fp+offset] to `dest'. // Load instruction loads [%fp+offset] to `dest'.
// //
MachineInstr* load = new MachineInstr(ChooseLoadInstruction(tmpType)); MachineInstr* load = new MachineInstr(ChooseLoadInstruction(tmpType));
load->SetMachineOperand(0, target.getRegInfo().getFramePointer()); load->SetMachineOperandReg(0, target.getRegInfo().getFramePointer());
load->SetMachineOperand(1, MachineOperand::MO_SignExtendedImmed, offset); load->SetMachineOperandConst(1, MachineOperand::MO_SignExtendedImmed, offset);
load->SetMachineOperand(2, MachineOperand::MO_VirtualRegister, dest); load->SetMachineOperandVal(2, MachineOperand::MO_VirtualRegister, dest);
minstrVec.push_back(load); minstrVec.push_back(load);
} }