6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-19 04:32:19 +00:00
Code Issues Projects Releases Wiki Activity

It turns out that the testcase in question uncovered subreg-handling bug.

Browse Source 
Add assert in asmprinter to catch such cases and xfail the tests.
PR is to be filled.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@86375 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov 2009-11-07 15:20:32 +00:00
parent e82bdc4809
commit e8ea011cc7
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/AsmPrinter/ARMAsmPrinter.cpp
View File

@ -347,9 +347,7 @@ void ARMAsmPrinter::printOperand(const MachineInstr *MI, int OpNum,
&ARM::DPR_VFP2RegClass); &ARM::DPR_VFP2RegClass);
O << getRegisterName(DReg) << '[' << (RegNum & 1) << ']'; O << getRegisterName(DReg) << '[' << (RegNum & 1) << ']';
} else { } else {
if (unsigned SubReg = MO.getSubReg()) assert(!MO.getSubReg() && "Subregs should be eliminated!");
Reg = TRI->getSubReg(Reg, SubReg);
O << getRegisterName(Reg); O << getRegisterName(Reg);
} }
break; break;

1
lib/Target/ARM/AsmPrinter/ARMMCInstLower.cpp
View File

@ -137,6 +137,7 @@ void ARMMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const {
case MachineOperand::MO_Register: case MachineOperand::MO_Register:
// Ignore all implicit register operands. // Ignore all implicit register operands.
if (MO.isImplicit()) continue; if (MO.isImplicit()) continue;
assert(!MO.getSubReg() && "Subregs should be eliminated!");
MCOp = MCOperand::CreateReg(MO.getReg()); MCOp = MCOperand::CreateReg(MO.getReg());
break; break;
case MachineOperand::MO_Immediate: case MachineOperand::MO_Immediate:

1
test/CodeGen/ARM/2009-11-07-SubRegAsmPrinting.ll
View File

@ -1,4 +1,5 @@
; RUN: llc -mcpu=cortex-a8 < %s | FileCheck %s ; RUN: llc -mcpu=cortex-a8 < %s | FileCheck %s
; XFAIL: *
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64" target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64"
target triple = "armv7-eabi" target triple = "armv7-eabi"