6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-20 10:24:12 +00:00
Code Issues Projects Releases Wiki Activity

Handle smul<x><y>, smulw<y>, smla<x><y>, smlaw<y>.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@58793 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
2008-11-06 03:35:07 +00:00
parent 89c5cc6c79
commit eb4f52eb62
3 changed files with 98 additions and 61 deletions
Download Patch File Download Diff File Expand all files Collapse all files

41
lib/Target/ARM/ARMInstrFormats.td
View File

@ -21,26 +21,22 @@ class Format<bits<5> val> {
def Pseudo : Format<1>; def Pseudo : Format<1>;
def MulFrm : Format<2>; def MulFrm : Format<2>;
def MulSMLAW : Format<3>; def Branch : Format<3>;
def MulSMULW : Format<4>; def BranchMisc : Format<4>;
def MulSMLA : Format<5>;
def MulSMUL : Format<6>;
def Branch : Format<7>;
def BranchMisc : Format<8>;
def DPFrm : Format<9>; def DPFrm : Format<5>;
def DPSoRegFrm : Format<10>; def DPSoRegFrm : Format<6>;
def LdFrm : Format<11>; def LdFrm : Format<7>;
def StFrm : Format<12>; def StFrm : Format<8>;
def LdMiscFrm : Format<13>; def LdMiscFrm : Format<9>;
def StMiscFrm : Format<14>; def StMiscFrm : Format<10>;
def LdMulFrm : Format<15>; def LdMulFrm : Format<11>;
def StMulFrm : Format<16>; def StMulFrm : Format<12>;
def ArithMisc : Format<17>; def ArithMisc : Format<13>;
def ThumbFrm : Format<18>; def ThumbFrm : Format<14>;
def VFPFrm : Format<19>; def VFPFrm : Format<15>;
// Misc flag for data processing instructions that indicates whether // Misc flag for data processing instructions that indicates whether
// the instruction has a Rn register operand. // the instruction has a Rn register operand.
@ -704,6 +700,17 @@ class AMul2I<bits<7> mulopc, dag oops, dag iops, string opc,
let Inst{27-21} = mulopc; let Inst{27-21} = mulopc;
} }
// SMUL<x><y> / SMULW<y> / SMLA<x><y> / SMLAW<x><y>
class AMulxyI<bits<7> mulopc, dag oops, dag iops, string opc,
string asm, list<dag> pattern>
: I<0, oops, iops, AddrModeNone, Size4Bytes, IndexModeNone, MulFrm, opc,
asm,"",pattern> {
let Inst{4} = 0;
let Inst{7} = 1;
let Inst{20} = 0;
let Inst{27-21} = mulopc;
}
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// ARMPat - Same as Pat<>, but requires that the compiler be in ARM mode. // ARMPat - Same as Pat<>, but requires that the compiler be in ARM mode.

32
lib/Target/ARM/ARMInstrInfo.h
View File

@ -74,42 +74,38 @@ namespace ARMII {
// Instruction encoding formats. // Instruction encoding formats.
// //
FormShift = 14, FormShift = 14,
FormMask = 0x1f << FormShift, FormMask = 0xf << FormShift,
// Pseudo instructions // Pseudo instructions
Pseudo = 1 << FormShift, Pseudo = 1 << FormShift,
// Multiply instructions // Multiply instructions
MulFrm = 2 << FormShift, MulFrm = 2 << FormShift,
MulSMLAW = 3 << FormShift,
MulSMULW = 4 << FormShift,
MulSMLA = 5 << FormShift,
MulSMUL = 6 << FormShift,
// Branch instructions // Branch instructions
Branch = 7 << FormShift, Branch = 3 << FormShift,
BranchMisc = 8 << FormShift, BranchMisc = 4 << FormShift,
// Data Processing instructions // Data Processing instructions
DPFrm = 9 << FormShift, DPFrm = 5 << FormShift,
DPSoRegFrm = 10 << FormShift, DPSoRegFrm = 6 << FormShift,
// Load and Store // Load and Store
LdFrm = 11 << FormShift, LdFrm = 7 << FormShift,
StFrm = 12 << FormShift, StFrm = 8 << FormShift,
LdMiscFrm = 13 << FormShift, LdMiscFrm = 9 << FormShift,
StMiscFrm = 14 << FormShift, StMiscFrm = 10 << FormShift,
LdMulFrm = 15 << FormShift, LdMulFrm = 11 << FormShift,
StMulFrm = 16 << FormShift, StMulFrm = 12 << FormShift,
// Miscellaneous arithmetic instructions // Miscellaneous arithmetic instructions
ArithMisc = 17 << FormShift, ArithMisc = 13 << FormShift,
// Thumb format // Thumb format
ThumbFrm = 18 << FormShift, ThumbFrm = 14 << FormShift,
// VFP format // VFP format
VPFFrm = 19 << FormShift, VPFFrm = 15 << FormShift,
//===------------------------------------------------------------------===// //===------------------------------------------------------------------===//
// Field shifts - such shifts are used to set field while generating // Field shifts - such shifts are used to set field while generating

86
lib/Target/ARM/ARMInstrInfo.td
View File

@ -962,87 +962,121 @@ def SMMLS : AMul2I <0b0111010, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$c),
// FIXME: encoding // FIXME: encoding
multiclass AI_smul<string opc, PatFrag opnode> { multiclass AI_smul<string opc, PatFrag opnode> {
def BB : AI<0x8, (outs GPR:$dst), (ins GPR:$a, GPR:$b), MulSMUL, def BB : AMulxyI<0b0001011, (outs GPR:$dst), (ins GPR:$a, GPR:$b),
!strconcat(opc, "bb"), " $dst, $a, $b", !strconcat(opc, "bb"), " $dst, $a, $b",
[(set GPR:$dst, (opnode (sext_inreg GPR:$a, i16), [(set GPR:$dst, (opnode (sext_inreg GPR:$a, i16),
(sext_inreg GPR:$b, i16)))]>, (sext_inreg GPR:$b, i16)))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 0;
let Inst{6} = 0;
}
def BT : AI<0xC, (outs GPR:$dst), (ins GPR:$a, GPR:$b), MulSMUL, def BT : AMulxyI<0b0001011, (outs GPR:$dst), (ins GPR:$a, GPR:$b),
!strconcat(opc, "bt"), " $dst, $a, $b", !strconcat(opc, "bt"), " $dst, $a, $b",
[(set GPR:$dst, (opnode (sext_inreg GPR:$a, i16), [(set GPR:$dst, (opnode (sext_inreg GPR:$a, i16),
(sra GPR:$b, 16)))]>, (sra GPR:$b, 16)))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 0;
let Inst{6} = 1;
}
def TB : AI<0xA, (outs GPR:$dst), (ins GPR:$a, GPR:$b), MulSMUL, def TB : AMulxyI<0b0001011, (outs GPR:$dst), (ins GPR:$a, GPR:$b),
!strconcat(opc, "tb"), " $dst, $a, $b", !strconcat(opc, "tb"), " $dst, $a, $b",
[(set GPR:$dst, (opnode (sra GPR:$a, 16), [(set GPR:$dst, (opnode (sra GPR:$a, 16),
(sext_inreg GPR:$b, i16)))]>, (sext_inreg GPR:$b, i16)))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 1;
let Inst{6} = 0;
}
def TT : AI<0xE, (outs GPR:$dst), (ins GPR:$a, GPR:$b), MulSMUL, def TT : AMulxyI<0b0001011, (outs GPR:$dst), (ins GPR:$a, GPR:$b),
!strconcat(opc, "tt"), " $dst, $a, $b", !strconcat(opc, "tt"), " $dst, $a, $b",
[(set GPR:$dst, (opnode (sra GPR:$a, 16), [(set GPR:$dst, (opnode (sra GPR:$a, 16),
(sra GPR:$b, 16)))]>, (sra GPR:$b, 16)))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 1;
let Inst{6} = 1;
}
def WB : AI<0xA, (outs GPR:$dst), (ins GPR:$a, GPR:$b), MulSMULW, def WB : AMulxyI<0b0001001, (outs GPR:$dst), (ins GPR:$a, GPR:$b),
!strconcat(opc, "wb"), " $dst, $a, $b", !strconcat(opc, "wb"), " $dst, $a, $b",
[(set GPR:$dst, (sra (opnode GPR:$a, [(set GPR:$dst, (sra (opnode GPR:$a,
(sext_inreg GPR:$b, i16)), 16))]>, (sext_inreg GPR:$b, i16)), 16))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 1;
let Inst{6} = 0;
}
def WT : AI<0xE, (outs GPR:$dst), (ins GPR:$a, GPR:$b), MulSMULW, def WT : AMulxyI<0b0001001, (outs GPR:$dst), (ins GPR:$a, GPR:$b),
!strconcat(opc, "wt"), " $dst, $a, $b", !strconcat(opc, "wt"), " $dst, $a, $b",
[(set GPR:$dst, (sra (opnode GPR:$a, [(set GPR:$dst, (sra (opnode GPR:$a,
(sra GPR:$b, 16)), 16))]>, (sra GPR:$b, 16)), 16))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 1;
let Inst{6} = 1;
}
} }
// FIXME: encoding // FIXME: encoding
multiclass AI_smla<string opc, PatFrag opnode> { multiclass AI_smla<string opc, PatFrag opnode> {
def BB : AI<0x8, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc), MulSMLA, def BB : AMulxyI<0b0001000, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc),
!strconcat(opc, "bb"), " $dst, $a, $b, $acc", !strconcat(opc, "bb"), " $dst, $a, $b, $acc",
[(set GPR:$dst, (add GPR:$acc, [(set GPR:$dst, (add GPR:$acc,
(opnode (sext_inreg GPR:$a, i16), (opnode (sext_inreg GPR:$a, i16),
(sext_inreg GPR:$b, i16))))]>, (sext_inreg GPR:$b, i16))))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 0;
let Inst{6} = 0;
}
def BT : AI<0xC, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc), MulSMLA, def BT : AMulxyI<0b0001000, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc),
!strconcat(opc, "bt"), " $dst, $a, $b, $acc", !strconcat(opc, "bt"), " $dst, $a, $b, $acc",
[(set GPR:$dst, (add GPR:$acc, (opnode (sext_inreg GPR:$a, i16), [(set GPR:$dst, (add GPR:$acc, (opnode (sext_inreg GPR:$a, i16),
(sra GPR:$b, 16))))]>, (sra GPR:$b, 16))))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 0;
let Inst{6} = 1;
}
def TB : AI<0xA, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc), MulSMLA, def TB : AMulxyI<0b0001000, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc),
!strconcat(opc, "tb"), " $dst, $a, $b, $acc", !strconcat(opc, "tb"), " $dst, $a, $b, $acc",
[(set GPR:$dst, (add GPR:$acc, (opnode (sra GPR:$a, 16), [(set GPR:$dst, (add GPR:$acc, (opnode (sra GPR:$a, 16),
(sext_inreg GPR:$b, i16))))]>, (sext_inreg GPR:$b, i16))))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 1;
let Inst{6} = 0;
}
def TT : AI<0xE, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc), MulSMLA, def TT : AMulxyI<0b0001000, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc),
!strconcat(opc, "tt"), " $dst, $a, $b, $acc", !strconcat(opc, "tt"), " $dst, $a, $b, $acc",
[(set GPR:$dst, (add GPR:$acc, (opnode (sra GPR:$a, 16), [(set GPR:$dst, (add GPR:$acc, (opnode (sra GPR:$a, 16),
(sra GPR:$b, 16))))]>, (sra GPR:$b, 16))))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 1;
let Inst{6} = 1;
}
def WB : AI<0xA, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc), MulSMLAW, def WB : AMulxyI<0b0001001, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc),
!strconcat(opc, "wb"), " $dst, $a, $b, $acc", !strconcat(opc, "wb"), " $dst, $a, $b, $acc",
[(set GPR:$dst, (add GPR:$acc, (sra (opnode GPR:$a, [(set GPR:$dst, (add GPR:$acc, (sra (opnode GPR:$a,
(sext_inreg GPR:$b, i16)), 16)))]>, (sext_inreg GPR:$b, i16)), 16)))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 0;
let Inst{6} = 0;
}
def WT : AI<0xE, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc), MulSMLAW, def WT : AMulxyI<0b0001001, (outs GPR:$dst), (ins GPR:$a, GPR:$b, GPR:$acc),
!strconcat(opc, "wt"), " $dst, $a, $b, $acc", !strconcat(opc, "wt"), " $dst, $a, $b, $acc",
[(set GPR:$dst, (add GPR:$acc, (sra (opnode GPR:$a, [(set GPR:$dst, (add GPR:$acc, (sra (opnode GPR:$a,
(sra GPR:$b, 16)), 16)))]>, (sra GPR:$b, 16)), 16)))]>,
Requires<[IsARM, HasV5TE]>; Requires<[IsARM, HasV5TE]> {
let Inst{5} = 0;
let Inst{6} = 1;
}
} }
// FIXME: encoding
defm SMUL : AI_smul<"smul", BinOpFrag<(mul node:$LHS, node:$RHS)>>; defm SMUL : AI_smul<"smul", BinOpFrag<(mul node:$LHS, node:$RHS)>>;
// FIXME: encoding
defm SMLA : AI_smla<"smla", BinOpFrag<(mul node:$LHS, node:$RHS)>>; defm SMLA : AI_smla<"smla", BinOpFrag<(mul node:$LHS, node:$RHS)>>;
// TODO: Halfword multiple accumulate long: SMLAL<x><y> // TODO: Halfword multiple accumulate long: SMLAL<x><y>