6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-30 16:17:05 +00:00
Code Issues Projects Releases Wiki Activity

fix sext breakage: now we correctly deal with functions that return

Browse Source 
int vs uint


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25478 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Duraid Madina
2006-01-20 16:10:05 +00:00
parent eca86da38c
commit ecc1a1bb1e
2 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/IA64/IA64ISelDAGToDAG.cpp
View File

@@ -494,7 +494,7 @@ SDOperand IA64DAGToDAGISel::Select(SDOperand Op) {
*/ */
case ISD::LOAD: case ISD::LOAD:
case ISD::EXTLOAD: case ISD::EXTLOAD: // FIXME: load -1, not 1, for bools?
case ISD::ZEXTLOAD: { case ISD::ZEXTLOAD: {
SDOperand Chain = Select(N->getOperand(0)); SDOperand Chain = Select(N->getOperand(0));
SDOperand Address = Select(N->getOperand(1)); SDOperand Address = Select(N->getOperand(1));

4
lib/Target/IA64/IA64ISelLowering.cpp
View File

@@ -475,6 +475,8 @@ IA64TargetLowering::LowerCallTo(SDOperand Chain,
switch (RetTyVT) { switch (RetTyVT) {
default: assert(0 && "Unknown value type to return!"); default: assert(0 && "Unknown value type to return!");
case MVT::i1: { // bools are just like other integers (returned in r8) case MVT::i1: { // bools are just like other integers (returned in r8)
// we *could* fall through to the truncate below, but this saves a
// few redundant predicate ops
SDOperand boolInR8 = DAG.getCopyFromReg(Chain, IA64::r8, MVT::i64, InFlag); SDOperand boolInR8 = DAG.getCopyFromReg(Chain, IA64::r8, MVT::i64, InFlag);
InFlag = boolInR8.getValue(2); InFlag = boolInR8.getValue(2);
Chain = boolInR8.getValue(1); Chain = boolInR8.getValue(1);
@@ -492,8 +494,10 @@ IA64TargetLowering::LowerCallTo(SDOperand Chain,
Chain = RetVal.getValue(1); Chain = RetVal.getValue(1);
// keep track of whether it is sign or zero extended (todo: bools?) // keep track of whether it is sign or zero extended (todo: bools?)
/* XXX
RetVal = DAG.getNode(RetTy->isSigned() ? ISD::AssertSext :ISD::AssertZext, RetVal = DAG.getNode(RetTy->isSigned() ? ISD::AssertSext :ISD::AssertZext,
MVT::i64, RetVal, DAG.getValueType(RetTyVT)); MVT::i64, RetVal, DAG.getValueType(RetTyVT));
*/
RetVal = DAG.getNode(ISD::TRUNCATE, RetTyVT, RetVal); RetVal = DAG.getNode(ISD::TRUNCATE, RetTyVT, RetVal);
break; break;
case MVT::i64: case MVT::i64: