6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Fix 225267. GP register is not yet fully implemented. Removing Uses [GP] maintains existing behavior.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225270 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Colin LeMahieu
2015-01-06 16:52:38 +00:00
parent aea3b23b9b
commit ed4e93d5ba
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Hexagon/HexagonInstrInfoV4.td
View File

@@ -3442,7 +3442,7 @@ defm storerf : ST_Abs <"memh", "STrif", IntRegs, u16_1Imm, 0b01, 1>;
// if ([!]Pv[.new]) mem[bhwd](##global)=Rt // if ([!]Pv[.new]) mem[bhwd](##global)=Rt
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
let Uses = [GP], validSubTargets = HasV4SubT in let validSubTargets = HasV4SubT in
class T_StoreGP <string mnemonic, string BaseOp, RegisterClass RC, class T_StoreGP <string mnemonic, string BaseOp, RegisterClass RC,
Operand ImmOp, bits<2> MajOp, bit isHalf = 0> Operand ImmOp, bits<2> MajOp, bit isHalf = 0>
: T_StoreAbsGP <mnemonic, RC, ImmOp, MajOp, globaladdress, 0, isHalf> { : T_StoreAbsGP <mnemonic, RC, ImmOp, MajOp, globaladdress, 0, isHalf> {
@@ -3452,7 +3452,7 @@ class T_StoreGP <string mnemonic, string BaseOp, RegisterClass RC,
let BaseOpcode = BaseOp#_abs; let BaseOpcode = BaseOp#_abs;
} }
let Uses = [GP], validSubTargets = HasV4SubT in let validSubTargets = HasV4SubT in
multiclass ST_GP <string mnemonic, string BaseOp, Operand ImmOp, multiclass ST_GP <string mnemonic, string BaseOp, Operand ImmOp,
bits<2> MajOp, bit isHalf = 0> { bits<2> MajOp, bit isHalf = 0> {
// Set BaseOpcode same as absolute addressing instructions so that // Set BaseOpcode same as absolute addressing instructions so that