mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-19 20:34:38 +00:00
For t2LDRT, t2LDRBT, t2LDRHT, t2LDRSBT, and t2LDRSHT, if Rn(Inst{19-16})=='1111',
transform the Opcode to the corresponding t2LDR*pci counterpart. Ref: A8.6.86 LDRT, A8.6.65 LDRBT, A8.6.77 LDRHT, A8.6.81 LDRSBT, A8.6.85 LDRSHT git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@101915 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
d6060a4ce9
commit
ef37e3abb7
@ -250,27 +250,27 @@ static unsigned T2Morph2LoadLiteral(unsigned Opcode) {
|
||||
|
||||
case ARM::t2LDR_POST: case ARM::t2LDR_PRE:
|
||||
case ARM::t2LDRi12: case ARM::t2LDRi8:
|
||||
case ARM::t2LDRs:
|
||||
case ARM::t2LDRs: case ARM::t2LDRT:
|
||||
return ARM::t2LDRpci;
|
||||
|
||||
case ARM::t2LDRB_POST: case ARM::t2LDRB_PRE:
|
||||
case ARM::t2LDRBi12: case ARM::t2LDRBi8:
|
||||
case ARM::t2LDRBs:
|
||||
case ARM::t2LDRBs: case ARM::t2LDRBT:
|
||||
return ARM::t2LDRBpci;
|
||||
|
||||
case ARM::t2LDRH_POST: case ARM::t2LDRH_PRE:
|
||||
case ARM::t2LDRHi12: case ARM::t2LDRHi8:
|
||||
case ARM::t2LDRHs:
|
||||
case ARM::t2LDRHs: case ARM::t2LDRHT:
|
||||
return ARM::t2LDRHpci;
|
||||
|
||||
case ARM::t2LDRSB_POST: case ARM::t2LDRSB_PRE:
|
||||
case ARM::t2LDRSBi12: case ARM::t2LDRSBi8:
|
||||
case ARM::t2LDRSBs:
|
||||
case ARM::t2LDRSBs: case ARM::t2LDRSBT:
|
||||
return ARM::t2LDRSBpci;
|
||||
|
||||
case ARM::t2LDRSH_POST: case ARM::t2LDRSH_PRE:
|
||||
case ARM::t2LDRSHi12: case ARM::t2LDRSHi8:
|
||||
case ARM::t2LDRSHs:
|
||||
case ARM::t2LDRSHs: case ARM::t2LDRSHT:
|
||||
return ARM::t2LDRSHpci;
|
||||
}
|
||||
}
|
||||
|
@ -27,6 +27,9 @@
|
||||
# CHECK: ldmia r0!, {r1}
|
||||
0x02 0xc8
|
||||
|
||||
# CHECK: ldrb.w r8, #-24
|
||||
0x1f 0xf8 0x18 0x80
|
||||
|
||||
# CHECK: ldrd r0, r1, [r7, #64]!
|
||||
0xf7 0xe9 0x10 0x01
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user