6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-30 04:35:00 +00:00
Code Issues Projects Releases Wiki Activity

Change getAllocatableSet() so it returns allocatable registers for a specific register class.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36215 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-04-17 20:23:34 +00:00
parent 38b7ca6651
commit eff03db46d
2 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
include/llvm/Target/MRegisterInfo.h
View File

@ -241,8 +241,10 @@ public:
}
/// getAllocatableSet - Returns a bitset indexed by register number
/// indicating if a register is allocatable or not.
BitVector getAllocatableSet(MachineFunction &MF) const;
/// indicating if a register is allocatable or not. If a register class is
/// specified, returns the subset for the class.
BitVector getAllocatableSet(MachineFunction &MF,
const TargetRegisterClass *RC = NULL) const;
const TargetRegisterDesc &operator[](unsigned RegNo) const {
assert(RegNo < NumRegs &&

11
lib/Target/MRegisterInfo.cpp
View File

@ -34,13 +34,16 @@ MRegisterInfo::MRegisterInfo(const TargetRegisterDesc *D, unsigned NR,
MRegisterInfo::~MRegisterInfo() {}
BitVector MRegisterInfo::getAllocatableSet(MachineFunction &MF) const {
BitVector MRegisterInfo::getAllocatableSet(MachineFunction &MF,
const TargetRegisterClass *RC) const {
BitVector Allocatable(NumRegs);
for (MRegisterInfo::regclass_iterator I = regclass_begin(),
E = regclass_end(); I != E; ++I) {
const TargetRegisterClass *RC = *I;
for (TargetRegisterClass::iterator I = RC->allocation_order_begin(MF),
E = RC->allocation_order_end(MF); I != E; ++I)
const TargetRegisterClass *TRC = *I;
if (RC && TRC != RC)
continue;
for (TargetRegisterClass::iterator I = TRC->allocation_order_begin(MF),
E = TRC->allocation_order_end(MF); I != E; ++I)
Allocatable.set(*I);
}
return Allocatable;